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ABSTRACT 
Automotive sensors implemented in radio frequency identification (RFID) tags can 
correct data errors by using BCH (Bose-Chaudhuri-Hocquenghem) decoder, for which 
Chien search is a computation-intensive key step. Existing low power approaches have 
drastically degrading performance for multiple-bit-correcting codes. This thesis presents 
a novel approach of using register-transfer-level (RTL) power management in the search 
process, leading to significant power savings for BCH codes with higher correction 
capability. An example for the (255, 187, 9) BCH code has been implemented in 0.18um 
CMOS technology. 
We also consider ways of conserving power for the sole power harvester on a passive tag 
- the rectifier. With ST CMOS 90nm technology, a three-stage differential-drive CMOS 
rectifier is designed by using a new transistor scaling method and a piece-wise linear 
matching technique. For the standard 915MHz band, simulation indicates high power 
conversion efficiency (PCE) of 74% and a significantly increased output power of 
30.3 uW at 10 meters. 
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Chapter 1 INTRODUCTION 
1.1 General RFID Systems and UHF Passive RFID Tags 
RFID is the abbreviation for Radio Frequency Identification. A typical RFID system 
consists of readers and multiple movable devices known as tags. A reader is a stationary 
device that initiates communication by sending radio frequency or RF signals to tags and 
responses to their RF reply signals. A tag could be powered either by an external battery 
or entirely by the incident RF energy from the reader. The former is known as an active 
tag and the latter is a passive tag. In terms of power transfer, RF energy may be coupled 
inductively or through electromagnetic wave capture. At standard frequencies of 128kHz 
or 13.56MHz [1], low loss coils may be built for efficient inductive power transfer but 
only when the coils are very close to the reader's antenna, leading to detection range less 
than lm. Application examples of this type include door entry security, electronic 
payment system, and monitoring of goods and books that leave a shop or library. At 
Ultra High Frequency (UHF) or 300MHz to 3GHz [1], when small antenna can be 
constructed for efficient far field operation, tags that absorb power directly from the 
electromagnetic field can be designed to operate beyond lm. This is useful for supply 
chain management [1], warehouse management, baggage handling and electronic toll 
highway, just to name a few applications. However, Federal Communication 
Commission (FCC) and other world regulation agencies govern the use of these 
frequency bands and available power for RFID tags is usually at a few tens of micro-watt 
or less. In this sense, the frequency band of 915MHz provides a good balance of 
detection range and power as it has the highest power allowed by FCC amongst all the 
other UHF bands. If a highly efficient power extraction mechanism is developed for 
passive tags, more power will become available; therefore, applications are no longer 
restricted to simple identification tasks but more complicated functions such as 
intelligent sensors become possibilities. The lack of external battery in a passive tag also 
means a tremendous cost saving, leading to tags that are applicable everywhere. This 
could open doors to the possibility of low-cost ubiquitous sensor network [2]. 
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1.2 Error Correction and Chien Search 
This research considers passive RFID tags in the particular operating environment of 
automotive industry, where noise immunity is an important issue. Existing RFID 
standards focus only on identification tasks, which typically mean short transmissions of 
similar data for any given tag. This, however, is not true for applications such as 
intelligent sensors, since the involved data patterns may be longer and potentially much 
more complex. Therefore, error correction utilizing automatic repeat-requests (ARQ) 
[28] that are based on simple cyclic redundancy check (CRC) is utterly inadequate. 
Moreover, ARQ is also inefficient for longer data, particularly in a master-slave 
communication setting where a tag is always responding passively to the reader's 
initiation. It appears that a more elaborate error correction system is desired. To this end, 
forward error correction represents a potential solution. 
Binary BCH (Bose-Chaudhuri-Hocquenghem) code is a proven robust and popular 
forward-error correcting code over Galois-field GF(2m) in the form of (n, k, t), where n = 
2m-\ is the code-word length for some positive integer m, k is the source message length, 
and t stands for the error-correcting capability in bits [3]. The demand for a highly 
efficient power extraction mechanism, as discussed in section 1.1, certainly mandates 
low-power methodology to be applied throughout the design of a RFID tag. If a binary 
BCH decoder is to be used, there is no exception. Syndrome-based decoding is the usual 
technique applied to linear block code, such as BCH code. The three steps of decoding 
are namely, syndrome computation, finding an error locator polynomial, and solving the 
polynomial. The first two steps have received much attention in recent research activities 
[4-6]. The third step of solving the error locator polynomial A(X), as shown in (1.1), is 
commonly implemented by the Chien search: 
At(R,) = l + ±R, 
»=i (1-1) 
where i?, = a.X' and X = az 
V, i i 
Low-power Chien search design is, in fact, one of the key topics in this thesis because Y. 
Wu [8] shows that Chien search accounts for as much as 61% of the overall decoder 
power consumption. The conventional serial implementation of the Chien search was 
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first introduced by R. T. Chien [7]. Thereafter, it is referred to as the conventional Chien 
search and used as the reference throughout this thesis. In (1.1), all variables are GF(2m) 
^-tuples, and GF(2m) operations are assumed to use polynomial bases. The a is the 
primitive element of GF(2m), while aj through ot are the coefficients of the polynomial 
A(X), and Rt represents the registers holding results of multiplication. The Chien search 
involves an exhaustive linear search for all possible error positions, and an error is found 
when At(Ri) = 0. Figure 1.1 (solid-line portion) shows a register-transfer (RT)-level 
architecture of the conventional Chien search. The proposed low-power method (dotted-
line portion) will be discussed in chapter 2. 
J G Q _ J 
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Figure 1.1: A Register-Transfer (RT) Level Architecture for the Chien Search 
1.3 Rectifier 
Rectifier is the front-end analog circuit on a RFID tag that converts the incident RF 
power in air to electrical power, by which the rest of the tag's circuits may operate. For a 
passive RFID tag, the rectifier circuit is especially important due to it being the sole 
source of power and this power, to a great extent, determines the types of application that 
the RFID system is capable of supporting. FCC regulates the amount of RF power in-the-
air by the concept of equivalent isotropic radiative power (EIRP). This is defined as the 
amount of power that supplies an ideal antenna, which radiates by the same intensity in 
all directions. For the frequency band of 915MHz, EIRP equals 4W. By defining the term 
"available power" as the power received by a resistive load when it is impedance 
matched to the antenna, the available power to a tag at various distances from the reader 
is illustrated in table 1.1. Table 1.2 shows the average power consumption of some state-
of-the-art low-power features for RFID tags. 















Table 1.2: Average Power Consumption for Features on State-of-the-Art Low-Power RFID Tags 
Features 
AES Cryptography @ 3.55MHz [13] 
1.28MHz Oscillator [14] 
512-bit EEPROM read [15] 
512-bit EEPROM write [15] 
ISO 18000-4B compatible tag [16] 




8.34uW (100% duty on memory) 
57.7uW (100% duty on memory) 
1.05uW (0.1% duty on memory) 
0.9uW 
Simple comparison of table 1.1 and 1.2 offers insights to the tightness of the power 
budget, which is especially the case when a tag is desired to work at great distances from 
the reader. For tags based on standards, such as ISO 18000-4B, advancement in low-
power design in recent years has resulted in improved power consumption to around 
2uW [18]. This helps extending the operating range to almost 10 meters and beyond, 
while the older technology has provided a range of only 3 meters or less. There is also 
considerable advancement for specific type of sensor tags, such as temperature sensor. 
The low-power analog-to-digital converter required by these sensor has been consuming 
tens of micro-watts but recent effort has reduced the power consumption below 1 uW 
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[17]. Nevertheless, numerous other sensor applications, which utilize more complex 
digital functions and more elaborate memory processing, remain to be optimized power-
wise. To this end, the application circuit of concern can certainly be the goal of 
optimization. However, a direct approach that helps releasing more power from the 
rectifier may be equally beneficial. 
Early UHF rectifier designs use mostly Schottky diodes for their properties of low 
forward voltage and low reverse recovery time. A simple rectifier has the form of a peak 
detector shown on the left side of figure 1.2, which contains no more than a diode and a 
capacitor. Due to the low input voltage, more stages must be cascaded for a larger output 
voltage in order to support the back-end circuits. Dickson Multiplier is the usual 
topology for cascading, shown on the right side of figure 1.2. An important merit is 
power conversion efficiency (PCE), which is defined as the real power to the load 
divided by the real power into the rectifier. Although Schottky diode has low forward 
voltage, this voltage is still finite and in the order of 200mV or more, which results in a 
typical PCE value of only 18% [18] at the operating range of concern. 
Figure 1.2: Basic Schottky Rectifier Circuit (Left), Dickson Multiplier Configuration (Right) 
Extremely low cost can be achieved with standard CMOS process when RFID tags are 
mass produced. However, Schottky diode is not compatible with the process. A solution 
is to use diode-connected MOS transistors as replacements. Figure 1.3 shows the diode 















Figure 1.3: Diode-Connected NMOS (Left), PMOS (Right) 
The forward voltages for these diode-connected transistor replacements are at least 
greater than the turn-on threshold voltages or Vth of the transistors. For CMOS process 
such as 0.5um or 0.35|0,m, Vth is often more than 0.5V. Therefore, in general, the 
replacement will lead to PCE inferior to that of the Schottky rectifier. 
State-of-the-art rectifiers use these transistors but the problem of high Vth is resolved by 
introducing a DC bias voltage to each of the gates. This is done so that the power 
degradation effect due to the Vth is effectively cancelled. The gates may be biased by 
different methods. These are such as the external threshold voltage cancelation (EVC) 
[24], internal threshold voltage cancelation (IVC) [23] and self threshold voltage 
cancelation (SVC) [25]. Amongst these methods, a high PCE of 37% has been reported. 
To the extreme end, zero threshold transistors [20] have been used but the power 
efficiency is not improved because of the significant amount of reverse leakage. This, in 
fact, implies that Vth alone may not be the only limiting factor for power efficiency 
improvement. The minimization of reverse leakage may be just as important. To this end, 
a recent study of differential-drive CMOS full-wave bridge rectifier [19] points out the 
circuit's unique leakage behavior, which contributes to the much higher PCE of 66%. 
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The projected PCE, at its best, is only applicable for the particular transistor sizes and 
load. So, it still remains an open question whether a different set of design parameters 
will result in even better PCE. Furthermore, the study [19] shows results for only a single 
stage design but without a practical multi-stage solution required by most tags. Most 
studies assume body effect will degrade PCE for multi-stage CMOS transistor rectifier. 
This is because all N-type transistors in a rectifier circuit share the same bulk; the source 
voltage for each transistor is, therefore, gradually elevated over the number of stages. 
The Vth likewise increases with the source bias level. However, at least for the 
differential-drive CMOS full-wave bridge (DDCFB) rectifier, the PCE degradation 
hypothesis is not conclusive. This thesis will show, in chapter three, that the Vth model 
for PCE is an over-simplification and that the reverse leakage must be considered. A 
separate study [21] has investigated a three-stage DDCFB but with a PCE of only 23%. 
The study also implied higher PCE being unlikely due to the conflicting requirement of 
bandwidth and detection range. With this consideration, the thesis will tackle the 
problem of DDCFB power optimization from a different angle by constructing a model 
that combines the effects of Vth and the reverse leakage. Our research effort results in 
drastically different conclusions, as they will be developed gradually after chapter three. 
1.4 Motivation and Achievements 
As discussed in section 1.2 and 1.3, we are investigating the potential of more complex 
RFID tags for noisy automotive environment. This type of application would obviously 
require simultaneous high noise immunity and low-power, since a passive RFID tag 
draws its power entirely from the incident RF field. 
The requirement of high noise immunity can potentially be tackled by a good forward 
error correction scheme. For this thesis, we propose BCH decoder, which is known to be 
robust and it is capable of correcting many random bits per data frame, depending on the 
particular choice of BCH code. Within a BCH decoder, the most power hungry circuit is 
the Chien search [8], which takes part in the last step of decoding. Our main achievement 
is in doubling the power savings of Chien search relative to that of the existing low-
power method [8] for BCH codes with high error-correcting capabilities. In the process, 
we have developed a RT-level power model for explaining both the power savings for 
-7 = 
the existing low power method and that of our proposed method. Analysis has been 
performed with both the standard AWGN model and a model that assume the same 
probability of a data frame carrying any number of errors (equal probability model). It is 
shown that the equal probability model, which is more easily applicable, can match the 
results of AWGN model closely when the BCH decoder is driven to its edge of error-
correcting capability. By this newly developed power model, we have proposed our new 
low-power method based on RT-level power management. To enable this power 
management, we have also come up with the so-called Polynomial Order Reduction, 
which makes redundant on the fly the constant Galois field multipliers (CGFMs), key 
circuits in Chien search. The proposed Chien search circuit has been implemented in 
CMOS 0.18um technology. Power has been simulated with layout extracted RC 
information for high accuracy and the results shows good agreement with our model. 
On the other hand, we have worked on the rectifier with an attempt to increase the 
amount of output power by optimizing the circuit. The starting point of our investigation 
is differential-drive CMOS full-wave bridge (DDCFB) rectifier due to the recently 
reported high PCE of 66% at an input level of -12dBm [19]. Our main contributions 
include a full analytical analysis of DDCFB, which leads to a MATLAB based 3-D 
contour analysis that predicts the point of maximum PCE for a single stage DDCFB. We 
have also discovered that body effect does not necessarily degrade PCE and how 
transistors may be scaled without affecting PCE. These observations have been verified 
with actual SPICE simulation results with good agreement. Furthermore, we recognize 
that the non-linear rectifier of concern requires a different matching model. 
Consequently, we develop, from the results of 3-D contour analysis, a simplified piece-
wise linear model for matching. It has been discovered that there exists an optimal 
transistor sizes for a given design range. Results from the model have been applied to the 
design of a three-stage DDCFB circuit in ST CMOS 90nm technology. Simulation shows 
PCE of 74% and an output power of 30.3uW at the maximum design operating range of 
10m. The simulated overall system efficiency is at least 80% higher than any of the 
reported existing test cases [21] for the same rectifier topology. 
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1.5 Thesis Organization 
This thesis is organized as follows. 
The whole Chapter 2 is about low-power Chien search. Previous work [4-6] is first 
described; and it is followed by the development of RT-level power management models, 
both for the existing method [8] and the proposed method with or without using the 
standard additive white Gaussian noise (AWGN) model. The chapter then continues with 
the derivation of the Polynomial Order Reduction method, which enables the power 
savings. Immediately after that are the detail aspects of the circuit implementation with a 
mix of layout discussions and implications for parallel implementation. At the end of the 
chapter, power simulation is discussed with tabled results and graph. 
Chapter 3 introduces the differential-drive CMOS full-wave bridge (DDCFB) circuit, 
which is subsequently simplified to differential-drive CMOS half-bridge (DDCHB) for 
ease of analysis. Some salient features and the relationship between the full-bridge and 
the half-bridge circuits are pointed out with a detail analytical analysis of the half-bridge. 
The initial part of Chapter 4 explains the difficulties of both a full analytical analysis and 
a SPICE™ simulation. This leads to the development of a MATLAB™ based contour 
analysis that uses transistor parameters extracted from SPICE™. The results of the 
contour analysis are compared with the actual SPICE simulation results at a few selected 
instances. Both the discrepancies and the implications for body effect are then discussed. 
Chapter 5 starts from the results of the contour analysis and introduces a simplified PCE 
model, which will help the later development of a different matching concept. The 
approximation is first explained and the modeled results are later compared with the 
actual SPICE simulated results. An equivalent circuit for the model is also explained. 
Chapter 6 continues from the equivalent circuit from chapter 5. A matching model is 
subsequently derived. On top of the concept of PCE, the new matching model leads to 
the concept of power utilization (PU). Implications of the new model are then discussed. 
After that, method for coupling to a simple dipole antenna is explained in order that 
parameters for matching network may be determined for maximum power transfer. 
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Chapter 7 describes the design and power optimization for a three-stage differential-drive 
CMOS full-wave bridge (DDCFB). This chapter focuses on the practical aspects such as 
the optimal number of stages, use of coupling capacitors, the effect of finite gate 
capacitance and the non-ideal coupling capacitors. The design parameters are given at the 
end of the chapter with detail power simulation result. We conclude this thesis and offers 
directions for future work in Chapter 8. 
- 1 0 -
Chapter 2 Low POWER CHIEN SEARCH FOR BCH 
DECODER 
2.1 Review of Low Power Chien Search Methods 
The importance of power-efficient Chien search has been evident for many applications 
[4-6, 8-12]. One of the obvious low-power solutions [4, 5] is to disable the circuit when 
the decoder detects no errors. However, this is only effective for codes with small value 
of t when considering their error distribution (see section 2.2.2 for details). Improvement 
can be made by shutting down the Chien search after the last error is found. This was 
done in [8] where central station telecommunication applications were targeted with the 
average power savings of 50% for t = 1, and the Chien search circuit itself accounted for 
61% of the total power consumption. The drawback is that as the probability of early 
shutdown decreases with the increasing number of errors, so does the potential power 
reduction. Yet another low power strategy is the parallel Chien search which trades area 
cost for power [6]. 
2.2 RT-Level Power Management for Chien Search 
This section begins with a power model for both conventional Chien search and the 
method of [8]. This model also serves as a vehicle for understanding the potential power 
efficiency of the proposed power-management method to be presented later. 
2.2.1 Power Modeling for the Existing Methods 
From figure 1.1 (solid-line portion), a conventional Chien search with error correcting 
capability of t bits includes t identical stages. Each of the stages corresponds to one of the 
Ri terms in (1.1). Therefore, the total average power is expressed as 
pc = Z [ ^ (j)+Keg(i)+PmuM)+PadM
+p
ckt (2.1) 
z = l 
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where Pcgfm(i), Preg(i), Pmux(i), PadJJ) and Pch represent the average power consumption 
due to Constant Galois-Field Multipliers (CGFMs), registers, multiplexors, adders and 
the clock-tree, respectively, with i being the dummy variable pointing to the z'-th order 
term of (1.1). 
The total average power depicted in (2.1) is valid only for a t-th order error locator 
polynomial. Since the actual order of a polynomial varies with the number of errors 
presented in a received message, Pc is not a fixed value. Nevertheless, the total average 
power over all received messages can be found by using standard error distribution 
model such as AWGN (additive white Gaussian noise), which is to be discussed later in 
Section 2.2.2. 
On the other hand, we seek to provide power analysis for (2.1) at RT-level. This is 
possible by making two assumptions: a) the power dissipation of Chien search comes 
mainly from CGFMs and registers, and.b) the CGFM and register for each / consume 
almost the same amount of power. The first assumption is valid as the power dominance 
of registers has been observed in similar applications [5]. The second assumption is 
based on the fact that all registers' average power consumption is close to one another. 
This is because the Chien search process is required to go through every single error 
position. Thus, each of the registers has its chance of holding every possible finite-field 
element. Although the instantaneous power consumption does depend on the finite-field 
element held by a particular register, its average power over one complete search cycle 
becomes virtually the same for all registers. When a register is holding finite-field values, 
the power consumption will be higher and can be modeled by the active power of a 
register (Pra). When a register is not used because the received message contains fewer 
errors than t, it may hold a zero value. Even in this condition, however, the register will 
still consume power. We denote this power as the idle power of a register, which equals a 
constant rj times Pra where rj is close to one (see section 2.4). 
To gain a quantitative insight into the power savings of [8], let us consider a g-errors 
corrupted message word. For a (n, k, f) BCH decoder with no decoding failure, the value 
of q is no more than t. In other words, the Chien search may receive, from the previous 
stage, any q-th order error polynomial, where q may be smaller than t, the maximum 
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order of error polynomial that the Chien search is designed to receive. The q error bits 
are randomly distributed on the «-bits message word. Since the conventional Chien 
search always proceeds in one direction, i.e. from the most significant bit to the least 
significant bit, and it takes one clock cycle to progress from one bit to the next, we can 
introduce the concept of bit distance / (1 < I < n-q+Y), as shown in figure 2.1, which 
defines the number of clock cycles between any two adjacent error bits, i.e., the x-th error 
bit and (x+l)-th error bit, where x represents any arbitrary integer from 0 to q-\ (The 0-
th error bit represents the beginning of a message.) We want to find the average of /, 
which is related to the average time for which the internal Chien search components 
operate. While the instantaneous power may differ with different lengths of /, we are 
interested in optimization of the average power. From the viewpoint of combinatorial 
analysis, all bits are usually assumed to have the same error rate. Therefore, for each 
value of /, it can be assigned the number of equally-probable error-patterns, JV/FJC, which 
possess a bit distance / between the x-th and the (x+l)-th error bit. NitX is more easily 
determined if we define another variable b as the number of bit gaps between errors 
outside of x-th and (x+l)-th errors (where b = n-q + 1-/). We have 
(q-\ + b\ 
NL (2.2) 
This indicates that Ni^ is independent of x. Similarly, the mean of/ is independent of x. 
Since [8] turns off the Chien search immediately after the final error is found, it is also 
important to find out the number of clock cycles (denoted by d) counted down from the 
final error bit. To derive the mean of both / and d from (2.2), we have (2.3) below. 
(2.3) 
z1c-o^,J 
We realize that, for any given x, the sum of all Ni^ equals all possible received message 








With (2.4), the difference between the mean value of/ and d can be found from (2.3) as 
in (2.5). Since the mean value of / is independent of x, this mean value and that of d also 
bear a relationship to n and q according to (2.6). By combining (2.5) and (2.6), the mean 
values of / and d are determined in (2.7). 
l-d 




q-l + d = n 
n + \ 
q + \ 
d = n-q 




(x+1)-th error bit x-th error bit 
• • 
(q-1-x) errors / (bit distance) 
Figure 2.1: Power Estimation by Determining the Bit Distance / 
The ratio of d to the received message length n represents the fractional time the Chien 
search is turned off, and is hence proportional to the power savings. Thus, the average 
power savings (normalized to the power for the conventional Chien search) for an rc-bit 




q + \ 
(2.8) 
Since [8] assumes an equal probability model where the likelihood of receiving g-errors 
corrupted frames is the same for any value of q, the average power savings of this 
existing method are given by (with the assumption of rj = 1) 
1 - * 
— 1 ' 1 1 ' 1 
sexisting=-Ysq=-T—T*;X—T>
 lfn>>t (2.9) 
However, using the AWGN model may result in unequal probabilities for g-errors 
corrupted frames, whose effect will be discussed in the section that follows. 
2.2.2 The Proposed Method 
In figure 1.1, not all CGFMs are required before the decoding reaches the final error-bit, 
and some of them can be made redundant and then disabled. This potentially allows 
additional power savings prior to the eventual power-down of the entire Chien search at 
the final error-bit. More specifically, (1.1) is rewritten as 
At{x) = (l + AXXl + fi2X). (1 + fiX) (2.10) 
If, for instance, all m-tuples except /?; have been found, then the only significant term 
will be the first one, meaning that only one CGFM is needed instead of all / CGFMs. The 
proposed method attempts to start saving power as soon as the first error is found by 
disabling the redundant CGFM with the method of clock-gating. More power can be 
saved with subsequent positive detections by taking out from (2.10) one polynomial 
factor at a time, which is equivalent to making the corresponding CGFM redundant. 
Finally, just prior to reaching the final error bit, most circuits except for one CGFM have 
been power-disabled. This represents a power-management strategy which simply 
rearranges operations that would otherwise consume extra power unnecessarily. 
To model the proposed method, we only take into consideration the PCgfm(q) and Preg(q) 
in (2.1) for reasons already explained in section 2.2.1. In general, Pcgfm(q) increases with 
q due to the higher circuit complexity of a finite-field element being multiplied by aq. 
However, making these components constants in (2.11) (Pcgfm and Preg) will only result in 
an underestimate of the average power savings for those components, since the higher q-
th CGFMs and the heavier power consumers are also the first to be turned off according 
-V. 
to our proposed method. At RT-level where the details of circuit implementation are not 
available, this approximation is reasonable, particularly when the value of r\ is close to 
one, which indicates the dominance of registers' idle-mode power, as will be shown in 
section 2.4. Here we introduce a new variable v considering the fact that the q CGFMs 
are initially active for the g-th order error polynomial, but only v (v = 1, ..., q) CGFMs 
will stay active as our proposed method progresses. If the clock gating is perfect, when v 
CGFMs are active, the total power (i.e., the power from both CGFMs and registers) is 
given by (refer to (2)) 
P(V) = V\Pcgfm+Preg) (2.H) 
For rc-bits and ^-errors messages, if all q CGFMs are active initially and turned off one 
after another subsequently, the average power can be obtained from (2.7) and (2.11) as 
( f o r « » l ) 
Ppn,P(y)=
 n
( .y^pfa) n{v +1 ) pt 
(2.12) 
«-•(/> +P ) 
Combining (2.11) and (2.12) gives 
PProP(<l)
x^P(q) (2.13) 
Based on the definition of Preg(q) (see section 2.2.1) and (2.11), the total power of the 
conventional Chien search (again, only including the first two terms in (2.1)) is 
approximated as 
PconM=P(<l)+(t-<l}7Pra (2-14) 
Unlike the conventional Chien search, the proposed method introduces q extra states, 
which means that the decoding time becomes n+q (instead of n) clock cycles. Thus, the 
control logic needs to be modified, but with minimal power implication, as will be shown 
later in section 2.4. More importantly, the resulting Chien search circuit is clocked more 
often given the same number of input bits. To maintain the same output rate, the clock 
frequency can be increased by a factor of qln. Since q is usually much smaller than n, the 
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extra power due to the qln factor will not be significant compared to other power 
components, and an accurate model for this extra power is not necessary. For simplicity, 
it is assumed that the power consumption due to an extra state is the same as that for 
processing a normal error-free bit. Thus, the extra increase in power can simply be 
modeled by a factor of qln. The issue of the proposed Chien search requiring different 
clock than that of the previous stage can be addressed by interfacing techniques or by 
modifying the proposed method to accept the same clock. Further discussions are beyond 
the scope of this thesis. With the equal-probability assumption, the average power 
consumption of the proposed method (again, normalized to the power of the conventional 
Chien search) can be written as 
0.5 x ^ 







where p(q) &n&pconv(q) are given by (2.11) and (2.14), respectively. Generally speaking, 
(2.15) requires the detailed component power data from the circuit. However, the fact 
that the Pra term is a dominant component in (2.11) allows a quick estimation of power 
savings by discarding other insignificant terms, leading to the final power savings of 
*J prop 
. - i - i 
1 - Pprop which is calculated approximately as 
6n f 
' prop 1-
3n + 2t + \ 
1 t ~ X ' 1 + rf 
V t + \ J 
(2.16) 
The above expression generally promises much better results than (2.9). For instance, 
assuming n = 1, (2.16) produces the power savings of about 50% for t = 1 and 72% for t 
= 9, compared to only 21% given by (2.9) for / = 9 (assuming n » t). 
With the AWGN model, if pe represents the bit error rate, the word probability (pw) of q-
errors messages is given by 
{<l>Pe) = 
(n\ 
W ii-p.r (2.17) 
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The average power consumption (denoted by PAWGNit)) of the proposed method can be 
modified by adjusting (2.15) as 
i\^+-\pw(^Pe)-p(q)\ 
P M - * H l l n) J_ 




where p(q), pConv(q) and pw(q, pe) are given by (2.11), (2.14) and (2.17), respectively. To 
provide a fair comparison, a higher-/ circuit is given a lower signal-to-noise ratio (SNR) 
such that the bit error rate (pe) becomes a function of t as the probabilities of receiving 
uncorrectable frames are assumed to be equal for all values of t. For instance, according 
to (2.17), with the assumption of 0.1% of uncorrectable frames, 95% of received frames 
are error-free for t = 1 and the number drops below 50% for / = 4. Figure 2.2 shows the 
comparison of the AWGN (shown as dotted lines) and equal-probability (shown as solid 
lines) models during the error correction for a variety of percentages of uncorrectable 
frames. It can be seen from figure 2.2 that the AWGN model generally results in more 
power savings. However, at 5% of uncorrected frames, the power savings for both 
models are very close to each other (only a few percent different). Thus, the equal-
probability model given by (2.9) and (2.16) can be used to provide the worst-case power 
estimation when the decoder is driven close to the edge of its error correcting capability. 
To support the above-mentioned power management where the CGFMs are disabled with 
each detected error, we need a mechanism of making the CGFMs redundant. This 
mechanism is the polynomial order reduction (POR) which requires a modified Chien 
search, as illustrated in the dotted-line portion of figure 1.1 where an extra state is 
inserted for each detected error-bit. During the extra state, new values are written back to 
the Rt. The spared CGFMs are then disabled, one at a time, via clock gating. 
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Figure 2.2: Comparison of Power Savings for Various Percentages of Un-correctable Frames 
2.2.3 A Polynomial Order Reduction Algorithm 
Since the proposed method seeks to reduce the order of A,(7?,), the variable i no longer 
represents a fixed list. To distinguish this change, a variable w (w = 1, 2, ..., u) is 




where the coefficients of Xare functions of e, and e (e = 1, 2, . . . , /) corresponds to the 
number of polynomial order reductions already performed. For instance, er^O) represents 
the initial value of coefficients when u = t, and ow{f) represents zero when u = 0 (i.e., all 
roots are factored out). Assuming that the Chien search finds an error position /?, it is 
always possible to break the expression of ow(e) into two groups of terms: 
<rw(
£) = r„(£)+P»(£) (2-20) 
where yw(s) is the sum of all /^-carrying product terms, and pw{s) the sum of all product 
terms that are without /?. Since yw(e) always contains a common factor /?, what remains 
(after extracting the /?) is the sum of product terms from f" ~' 1 combinations of any error 
U-0 
positions except /?, which is exactly the same as pw-i(e) that also carries the sum of 
product terms from same combinations. Therefore, we have 
7 » = / K - i M (2-21) 
The goal of POR is to find the update values Rw' for Rw. To this end, the coefficients of 
X, i.e., aw(e+l), are required according to (2.19). Also, the order of the polynomial is 
updated by the process from u to u' = u-\. The value of aw(e+\) is the sum of product 
terms from ("')combinations, and is given by 
,(* + !)= 7\*i (*)•-£ (2.22) 
From (2.19) and (2.22), we can express the new update value Rw' for Rw as 
R , ( * + !)• 
= rw+i{
£)-
f 1 V 
f i V + 1 u-\ 





Note that the second summation term in (2.23), which is intentionally inserted, equals to 
zero because it is performing an operation of adding two identical finite-field elements. 




, ^ - 1 
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+ X P*(eY 
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(i Y (iy 
p \p J p \VJ 
(2.24) 
where the last term, which is again intentionally inserted, equals to zero. This is because 
p is the sum of all product terms without /? according to the definition in (2.20), and pu 
belongs to the highest order coefficient where there is no product term that is without /?. 
Substituting (2.21) into (2.24) leads to 
u-\ 










By combining (2.19), (2.20), (2.23) and (2.25), we have the following final result: 







which means that the update value for the w-th order register is simply the sum of all 
higher-order register values. The highest- order register should be updated with zero and 
become redundant. The order of Au(i?,) (2.19) decreases with the process by one at a 
time, eventually bringing the polynomial to zero after all errors are detected. Figure 1.1 
illustrates the proposed Chien search architecture with the POR (dotted-line portion). 
Alternatively, the order of (2.19) could be reduced by a regular polynomial division 
which requires many shift operations and additions. Instead, the POR utilizes existing 
features and steps of the conventional Chien search for power management purpose. For 
instance, there is no need for additional shifter as the searching process itself doubles as a 
shifter. Theoretically, there is no demand for any additional adders either, as (1.1) is 
satisfied by (2.26) automatically. 
2.3 Circuit Implementation for the Proposed Low Power Chien Search 
This section deals with some circuit design problems so that the power and area overhead 
can be kept at a minimum level. 
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2.3.1 Adder for POR 
Although POR could be potentially implemented by using the existing adder without any 
area overhead, such an attempt would still require additional outputs from intermediate 
summation terms in (1.1). The dotted line portion of figure 1.1 indicates that POR needs 
to provide outputs for all ^-lCGFM stages (the t-th stage is always cleared, and thus 
ignored). When t = 9, this corresponds to 8-bit per CGFM with 8 CGFMs worth of 
outputs, compared to only one output that is needed in the original adder. Since this 
adder circuit must be driven for every cycle, higher power consumption would be 
expected. To minimize the negative power impact, an additional adder is used. Figure 2.3 
shows the block diagram for the new POR, which has outputs for driving the 
multiplexers of other CGFM stages. Figure 2.4 illustrates the adder circuit for an 
individual bit. While this causes an increase in area, the new adder is gated by a low-load 
input buffer, which only activates the circuit for t out of n clock cycles while leaving it 
idle and minimally powered for the rest of time. The process of POR will gradually clear 
the registers of all CGFMs, which also bring about savings in adder circuits since its 
components now spend additional time being idle. Since these savings depend on 
specific adder implementations, they are not included in our RT-level analysis. 
Considering the fact that n is usually much greater than t, the extra power consumption 
will be minimal. 
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Figure 2.3: The Block Diagram of POR 
New Update Values to Multiplexors 
Ri R2 R3 R4 R5 R6 R7 Rs R9 
R2 R3 R4 R5 R6 R7 Rs R9 
From the R registers through the control gate 
Figure 2.4: One Bit of the POR 
2.3.2 Multiplexer and Clock-Gating 
As can be seen in figure 1.1, each CGFM is loaded with the updated value of a register 
controlled by a 3-to-l multiplexor which determines whether an initial a value, new a 
(from POR), or output of CGFM is to be transferred. The redundant CGFM registers are 
clock-disabled from zero-detectors at outputs of registers via Verilog descriptions for 
RT-level clock gating, shown in figure 2.5. 
Clock Gate 
Figure 2.5: The Clock Gating Circuit 
2.3.3 Layout and Area Overhead 
To verify the effectiveness of our method, a (255, 187, 9) BCH code was implemented 
for both the conventional and proposed Chien search with CMOS O.lSjum technology. 
Synopsys Design Vision and Cadence Encounter were used for logic synthesis and layout 
design, respectively. Overall, the area of the proposed Chien search circuit increases by 
24% to 0.041mm due to the POR, compared to 0.033mm for the conventional circuit 
and 106% area penalty for the two-fold parallel circuit [6]. The core layout is illustrated 
in figure 2.6. 
-197.B05 
Figure 2.6: Core Layout of the Proposed Chien Search 
2.3.4 Parallel Chien Search and Power Overhead 
By employing similar approaches from [5], two-fold parallelism may be achieved using 
the proposed method with a pair of PORs, multiplexors and CGFMs, for each polynomial 
term of (1.1), resulting in nearly the same area overhead of 24%. Since the circuit 
searches twice as fast with the same number of extra states, the equal-probability power 
overhead (on average) is approximately tin (see section 2.2.2), which is about 4% 
(instead of 2%) for the non-parallel (255, 187, 9) code. BCH decoder interleaving [5] is 
another way of achieving high throughput with multiple independent Chien search 
circuits. In this case, the proposed method can be applied directly with the same 24% 
area overhead and the power overhead of roughly tlln (or 2% for the above code), 
independent of the level of interleaving. 
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2.4 Simulation Results 
Both conventional and proposed Chien search circuits for the (255, 187, 9) BCH code 
were simulated with volumes of random g-errors (q = 1 ~ 9) messages generated by 
MATLAB and sent to Device-Under-Tests via Verilog testbench. The resulting 
switching activities are collected for all internal circuit nodes. The power analysis uses 
Cadence Encounter tool with extracted RC information from layout for high accuracy. 
The power consumption due to different components for both the conventional and 
proposed methods is shown in tables 2.1 and 2.2, respectively. The uW/MHz values for 
our proposed circuit are effective values adjusted to include the effect of extra clock 
cycles described in section 2.2.2. It should be mentioned that only CGFMs and registers 
were used for deriving (2.16), and our results show that with the equal-probability model, 
combination of CGFMs and registers consumes only 56% of total power in the 
conventional Chien search. The power savings for the proposed search circuit are also 
plotted in Figure 2.7 (top curve), from which we see 60% power reduction at / = 9. 
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In comparison with (2.16) (refer to the top solid curve in figure 2.2), it can be seen that 
the trend generally matches except for a negative discrepancy which gradually expands 
to 12% at t = 9. This is due to non-unity rj (0.62) and the neglected terms in deriving 
(2.16). At RT-level, rj is not available as it depends on particular process and circuit 
implementation. However, (2.16) still provides good estimation. 
While simulations were not performed with the AWGN model, they would involve only 
a change of error distribution with a higher percentage of frames being received with 
fewer errors. Therefore, CGFMs and registers implemented for the higher order terms of 
(1.1) would spend a higher percentage of time being idle. It can be seen from figure 2.2 
that the AWGN promises more power savings for the CGFMs and registers. Similarly, a 
relative improvement can be expected over the solid line curve of figure 2.7 for the 
performance of the proposed circuit under AWGN. This also applies to the total power 
savings (i.e., the curve with circles in figure 2.7). 
In addition to power reduction from CGFMs and registers, there are also moderate power 
savings of 21% in the multiplexors and adders. However, the power in clock-tree 
(including the power for clock buffers) increases by 16%, due to the power overhead 
from clock-gating latches and internal clock buffers. The control logic for the proposed 
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search circuit only consumes small amount of power. Mainly due to the increased power 
consumption in clock-tree, the overall power savings of the proposed method decrease to 
34% (see the curve with circles in figure 2.7). The clock buffer, which contributes much 
of the additional power, is process and implementation dependent. Therefore, it is not 
relevant for our RT-level investigation. 
Although the method of [8] claimed a 50% power reduction (including the clock-tree 
power) for t = 1, the actual power savings would be much less. This is because of the fact 
that there is a minimum clock-tree/clock-buffer power of 0.92uW/MHz, which accounts 
for about 6%~13% of the total power, depending on the number of error-bits. This power 
is also orders of magnitude higher than the leakage power which is hence ignored. The 
recalculated power savings of [8] are shown in figure 2.7 along with the results from the 
proposed method for comparison. For a low value of t (< 3), according to section 2.2.2, 
the power efficiency is not as important because most frames are received without errors, 
and the method of [4] or [5] can be used for power improvement. When t = 4 for which 
the percentage of error-free frames drops to below 50%, the proposed method starts to 
outperform [8] and its advantage becomes increasingly obvious with further rise of t. At t 
= 9, in particular, the power savings of the proposed circuit nearly double that of [8]. It 
should be mentioned that the equal-probability results of figure 2.7 will trace closely to 
that of the AWGN model (refer to section 2.2.2) at an uncorrectable frame rate of 5%, 
but such a high rate is not typical in practical designs. Therefore, figure 2.7 just 
represents a worst-case scenario. More power savings can be expected with the AWGN. 
It should also be noted that the curves for other values of t (i.e., t < 9) in figure 2.7 are 
extrapolated based on results for the (255, 187, 9) BCH code which was implemented in 
this work. The basic idea behind this extrapolation is that changing the value of t mainly 
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Figure 2.7: Power Savings for (255, k, t) BCH codes 
Chapter 3 DIFFERENTIAL-DRIVE CMOS BRIDGE 
RECTIFIER 
From this chapter onward, the theme changes to the subject of low power rectifier design. 
It is reminded from chapter 1 that a rectifier is the analog front-end and the sole source of 
power for a passive RFID tag. Therefore, the power optimization of this vital circuit 
carries the utmost importance. Our particular interest is the differential-drive CMOS full-
wave bridge rectifier, which we will fully explore in the subsequent chapters. In this 
chapter, some salient features are pointed out with the help of the analytical analysis. 
3.1 Differential-Drive CMOS Half Bridge and Full Bridge Circuits 
In order to find the power related optimization functions, a single stage of differential-
drive CMOS bridge rectifier is studied first. Both the half bridge and the full bridge are, 
respectively, given in the left and the right side of figure 3.1. 
Figure 3.1: Differential-Drive CMOS Half Bridge Rectifier (Left), Full Bridge (Right) 
The target circuit for optimization is the circuit on the right side of figure 3.1. It is known 
as differential-drive CMOS rectifier [19]. When power conversion efficiency (PCE) is 
defined as the ratio between the input power to the rectifier and the output power to the 
load, A Sasaki et al [19] has reported a PCE of 66% when the input power level is at -
12dBm. This is almost two times as much as then the state-of-the-art 37% reported by H. 
Nakamoto [23] with the method of IVC (see chapter 1). However, it is not clear whether 
the result has reached the maximum PCE achievable for the kind of circuit, and whether 
the high PCE can be maintained for other operating conditions such as higher load 
current and lower input power. Moreover, the circuit was a single stage tested with a RF 
power generator. A practical RFID tag demands higher output voltage from the rectifier. 
This requires a multiple-stages design that couples to a real antenna. S. Mandal [21] has 
shown a three-stage design for the same type of circuit only to achieve a PCE of 23%. 
Without detail analysis, it may be far too easy to bridge the two studies and conclude that 
body effect in the multiple-stages design caused the PCE degradation. This, however, is 
not our position as we investigate the true reason behind S. Mandal's [21] inferior PCE 
performance. In fact, the following chapters will show that high PCE performance is 
equally available for multi-stages design. In addition, the method for coupling the high 
PCE circuit to a real antenna will be revealed and such has never been being studied 
before. So far, all related literatures assume linear impedance model, which is only 
applicable when the rectifier of concern functions with low PCE [21]. 
3.2 DC Approximation for Quasi-Steady State 
By taking either the half bridge or the full bridge circuit in figure 3.1 and then powering 
it by a steady high frequency AC voltage, the output voltage of the rectifier will rise from 
zero but eventually reaching a steady level, when the rectifier's input current and its 
output current to the load balances. At that point, there is no net change in voltage across 
the output capacitor. Furthermore, the output capacitors Col4t and Cfout in figure 3.1 are 
usually very big relative to the AC input frequency. This means the capacitors can 
effectively be treated as AC short circuits. Under this circumstance, the small 
instantaneous change in output voltage due to the current from each AC cycle may be 
ignored. This creates a quasi-steady state for the output capacitor, where it can be 
approximated by a fixed voltage source. 
The quasi-steady state allows DC analysis to be applied to the complete rectifier circuit 
with all parasitic capacitances being ignored by default. Returning our focus to the full-
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bridge circuit of figure 3.1, we realize that Qp and Qp conduct while Qp and Qp turn off 
when the input voltage is above the output voltage. Likewise, when the input voltage 
becomes negative and has an absolute magnitude above the output voltage, Qp and Qp 
turn on while Qp and Qp shut off. If Qp has the same transistor parameters as Qp, and 
likewise for Qp and Qp, the current through the bridge will be identical during the 
positive half and the negative half cycle for a sinusoidal input. Therefore, the only 
difference between the half bridge and the full bridge is that the half bridge conducts for 
half of the AC cycle and drawing half as much current as the full bridge. For further 
simplicity, we only need to analyze a half bridge circuit. 
On the left side of figure 3.1, the half bridge is defined with Vin, Vouh I0, Vdsn, Vgs„i, Vgs„2, 
Vdsp, VgSpi and Vgsp2. They represent input voltage, output voltage, output current; drain-
to-source, gate-to-source and the gate-to-drain voltages for the N-type transistor; drain-
to-source, gate-to-source and the gate-to-drain voltages for the P-type transistor, 
respectively. The gate-to-drain voltages for the N-type and P-type transistors are named 
as Vgsn2 and Vgsp2 because typical CMOS process has completely symmetrical transistor 
devices where drain and source are identical. So, when the rectifier is in operation, the 
effective gate-to-source voltages depends on the input and output voltages. We may 
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3.3 AC model for the Half Bridge Rectifier 
Real transistors have parasitic capacitances and AC current will go through those 
capacitors. To model the AC current, one capacitor can be put across each pair of 
terminals of the transistors in figure 3.1. The capacitors, so defined, are Cgspi, Cgsp2, Cgbp, 
Cgsni, Cgs„2 and Cgb„- They represent the gate-to-source, gate-to-drain and the gate-to-bulk 
capacitances for the P-type and N-type transistors, respectively. Figure 3.2 illustrates the 
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Figure 3.2: AC Equivalent Circuit for the Half Bridge 
Inside the P-type and N-type rectifier boxes are the DC equivalent circuits of the 
transistors. As seen in figure 3.2, after some components rearrangement and ignoring Vout 
for the AC analysis, the AC equivalent circuit on the right side is obtained. In general, all 
capacitances are non-linear and their values depend on the biasing level. When the 
transistors are in cut-off region, Cgsn], Cgs„2, Cgspi and Cgsp2 are small and they consist of 
mainly gate overlap capacitances. The Cgbn and Cgbp are the dominant capacitances in this 
case. When the transistor turns on and a strong inversion layer forms, Cgbn and Cgbp 
diminish but the capacitances of Cgsni, Cgsn2, Cgspi and Cgsp2 increase [27]. Since one 
change in capacitance tends to cancel that of the other, the capacitive network can be 
roughly approximated by a fixed-value capacitor. Ideally, the capacitor is a purely 
reactive component, which does not consume any power. So, generally speaking, 
although the circuit shown in figure 3.1 is only fully characterized with AC and DC 
analysis, DC analysis can be applied first for gaining the most important insights. The 
AC effect still needs to be considered mainly because of the non-ideal properties of the 
capacitor. For instance the high resistivity of the poly-silicon gates and the substrate loss 
will manifest themselves as loss, which will be discussed in chapter 4. 
3.4 DC Analysis for the Current through the Half Bridge Rectifier 
The use of the quasi-steady model of the output capacitor (figure 3.1) in DC analysis 
allows an estimation for both the rectifier's input and output power by simply observing 
the properties of the output current I0. The power estimation aspects are investigated in 
chapter 4. For this section, the output current I0 is studied first using level one SPICE 
model. The process involves zoning of the transistors' DC operating curve into multiple 
regions. This offers not only an understanding of I0 but useful insights towards the 
rectifier's operation. Prior to the delineation, an important parameter g needs to be 
defined. This g2 is proportional to the ratio of the channel-widths for the N-type and the 
P-type transistors and it is given by (3.2). 
2 _ MnWn _ fin 
g ~ ^~~~iT (3-2) 
In (3.2), f4„, /up, W„, Wp, /$„ and/?p are the electron mobility parameters, the widths and the 
ratio-metric parameters for N and P type transistors, respectively. These parameters are 
related by (3.3), 
Pn ~ PTFOX ~r~ ' ftp ~ MpCox ~Y~ (3.3) 
n p 
where Cox, Ln and Lp represents the MOS effective capacitance density and the lengths 
for the N-type and P-type transistors, respectively. Throughout this paper, the length 
parameters are assumed to be the same and are, therefore, ignored. It is reminded that the 
transistors are completely symmetrical so that drain and source may be referred to 
interchangeably. The rectifier's I0 is now separated into six regions as the following. 
3.4.1 Forward Conduction Region 
According to the half bridge circuit in figure 3.1, the current Ifcr can be defined as a 
special case of I0 when Vin>V0Ut. Under this condition, Vin=Vgsp=Vgsn. It is observed that 
Vin-V0Ut=Vdsn+Vdsp and therefore, [Vdsp, Vdsn]<Vin-V0Ut. If V0Ut>Vthp, the transistors will 
always operate in triode mode with the following current equations. 
1 fcr ~ Pp [y -V ).V -—V
2 
V in thp J dsp ~ dsp 
(3.4) 
The unknown Vdsp in (3.4) is simply solved by equating the current to that of the N-type 
transistor using equations in (3.5) 
-* fcr ~ Pn (v -V )-V -~V
2 
V in ' thn J ' dsn ~ ' ds. 
/-> dsn 
(3.5) 
V =V -V -V 
dsn in out dsp 
It is noticed that the bulk connections are intentionally connected to the drain terminals, 
such that body effect will decrease the threshold voltages for a slightly higher forward 
current. The effect is, however, small and (3.4) and (3.5) still provides good estimations. 
When this rectifier's forward region operation is compared with the Dickson multiplier 
type circuits, an advantage is seen. For instance, a transistor in the Dickson multiplier 
will only turn on when Vi„-Voui>Vth. The differential-drive type rectifier will turn on when 
Vin>Vth. The latter is due to the fact that Vin is connected fully across Vgsn and Vgsp. This 
means differential-drive rectifier can potentially work at lower input voltage level. 
3.4.2 Reversed Triode Conduction 
This is when Vthp<Vjn<Vout and the current starts flowing in the reversed direction and 
V^p becomes negative. During this condition, Vgsn
=Vouf\-VdSp , VgSp—Vin-Vdsp and \[VdsP, 
Vdsn^Vout-Vin such that transistors remain in triode mode and (3.4) still applies. 
The transistors' bulk and source terminals are now effectively merged with negligible 
body effect. If the bulk terminals of figure 3.1 are connected otherwise, the reverse 
leakage and subthreshold current will be increased, leading to undesirable power loss. 
The fact that Vgsn=V0llt+VdsP and Vgsp=Vin-Vdsp means that both of these voltages are 
decreasing quantities because Vdsp<Vin. On the contrary, during the reverse modes, Vgsn 
and Vgsp for the transistors in the Dickson type multiplier are always constantly biased. 
Figure 3.3 shows an example of one transistor in its forward and reverse mode. A 
constant reverse bias is highly disadvantageous for PCE because it significantly raises 
























Figure 3.3: A Forwardly (Left) and a Reversely (Right) Biased MOS in Dickson Multiplier 
3.4.3 Partial Saturation 
The P-type transistor enters saturation region when Vthn<Vin<Vthp while the N-type 
transistor stays in triode mode. The current during this condition is defined as the partial 
saturation current Ips, which, for the P-type transistor, is described by (3.6). 
\2 / = — B (v. -V -V V 
ps ,-» r p V in thp dsp J 
(3-6) 
3.4.4 Full Saturation 
If we define 
v- V +V -V 
v r thn ' thp r out 
(3.7) 
, all transistors enter the saturation region when v<Vin<Vthn. 
The current in this region is defined as the saturation current I/s, which has an absolute 
magnitude that decreases with Vin according to (3.8). 
h,-1- g' 
2 (1 + g)2 
J3p-(Vin-vf (3.8) 
3.4.5 Subthreshold Conduction 
When Vin just become smaller than v, both Vgsn and Vgsp are still forwardly biased and the 
transistors are in the subthreshold mode of operation. The subthreshold current Isc is 
described by (3.9) 






l - e ' V ^subp * dsp ) (3.9) 
where Vsbp is the source to bulk voltage, Xsubp is the subthreshold channel modulation 
parameter for the P-type transistor and TP is defined by (3.10) as below. 
sop 
(3.10) p r~i 
Mp^OX 
In (3.10), Isop is the subthreshold saturation current for the P-type transistor. 
3.4.6 Reverse Leakage 
When the N-type transistor is much larger than the P-type transistor, Vdsp becomes much 
greater than Vdsn and the former approaches the value of Vout, as Vin approaches zero, 
leading to a Vgsn that is approximately equal to zero, while Vgsp is approximately equal to 
Vout. Therefore, the N-type transistor will enter reverse leakage mode when Vin<0. 
Likewise, when P-type transistor is much larger, the P-type transistor will first enter 
reverse leakage mode when Vin<0. On the other hand, when both the N-type and the P-
type transistors were sized such that Vdsp equals Vdsn, both transistors will not enter 
reverse leakage mode until Vin<-Vout. So, it is apparent that transistors will enter the 
reverse leakage mode anywhere when -Vout<Vj„<0, depending on how the individual 
transistor is sized. Under reverse leakage, the transistor current Iri no longer depends on 
Vgs but it still depends on Vsb as in (3.11). 
Ki = ~Tpfipe 
r sbp f vdsp\ 
\-e ' V ^subp * dsp ) (3.11) 
= 37-
Chapter 4 POWER EFFICIENCY ANALYSIS 
4.1 Power Conversion Efficiency (PCE) 
With the analysis of I0 through breaking it into regions, power analysis may begin with a 
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In (4.1), i is defined as a voltage in the range of -Vout<Vin<0 and it depends on the ratio of 
transistor sizes (see chapter 3, section 3.4.6). Typically, a rectifier is supplied with a 
sinusoidal input voltage Vt„. By assuming Vin=Vsin9, where 9 is an arbitrary frequency 
parameter in radian, the instantaneous input power (P,) and output power (P0) are given 
by the following expressions. 
P =V I 




Power conversion efficiency (PCE) is defined as the ratio between the average output 




PCE = In 
V-jlosm0-d0 
(4.4) 
The PCE equation is defined from the half-wave bridge rectifier. However, without 
changing I0, it applies equally to the full-wave bridge circuit. It is realized that the output 
current simply doubles for the full-wave rectifier (see chapter 3, section 3.2). If this new 
current is to replace I0 in (4.4), the same doubling factor in the numerator and the 
denominator will cancel, resulting in the same PCE. From (3.4), (3.6), (3.8), (3.9) and 
(3.11), it is seen that a factor of f$p can be extracted from I0 of (4.1). Since this factor is 
shared by both the numerator and the denominator of (4.4), it is canceled. The 
implication is a PCE that depends on g but not the particular values of fip. According to 
(4.2), output power of the rectifier may be increased or decreased by changing either the 
output voltage Vout or I0. In the next section, Vout will be shown as an important parameter 
for PCE; for this reason, it is assumed not changeable. This leaves the only option of 
changing I0 by changing /3P. The new implication, therefore, also means that as long as /?„ 
for the N-type transistor is changed at the same time for the same g2 of (3.2), the PCE 
will remain unchanged. In other words, for the same PCE, a design can be scaled 
regardless of the power level! 
Furthermore, it is intuitive that high PCE should occur when the forward voltage drop 
through the transistors is small. From (4.4), this happens when V~Vout, where 9^nl2. 
However, the condition would make the integral terms in the numerator and denominator 
identical and, therefore, cancellable. This leads to PCE~VoutIV, which is certainly not true 
for all conduction angles but, nevertheless, exemplifies the importance of the ratio and it 
is, in-turn defined as 6 in (4.5) to be a value that ranges from 0 to 1. 
In general, PCE depends on g2, 5, Vthm V,hp, Vouh Vsbp, Vsbn, Xsubp, Xsuhn, zp, xn and n. 
Amongst these parameters, XSubP, hubn, ?p, T„ and n are intrinsic parameters, which are 
fixed once the process is selected. The Vsbp and Vsbn voltages modify Vthn and VthP through 
body effect, which also affects Isc and Iri in (3.9) and (3.11). However, their effect to PCE 
is not as pronounced as the remaining parameters, namely g2, 8 and Vout. Body effect will 
be discussed in section 4.3. 
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4.2 Maximizing PCE by 3-D Contour Analysis 
It is now understood that, apart from the intrinsic transistor parameters, the value of PCE 
is a function of g2, S and Vout. In addition, these variables can be constructed into a four 
dimensional coordinate system. Certainly, if one knows a particular set of values for the 
variables, one can setup a rectifier circuit in Cadence Spectre and the resulting simulated 
PCE should be very close to that of a real circuit under the same given operating 
condition. However, the question that remains is whether there exists a point of 
maximum PCE; if one exists, where is this point? To this end, it should be understood 
that the four variable dimensions present a complex problem with many possibilities. 
How should this optimization problem be tackled and from where? Practically speaking, 
if a dominant variable exists, it could be used as the starting point. We propose that d is 
the most important of all and chapter 5 will prove the correctness of this hypothesis. 
If there is a three dimensional body such as a mountain, it can be projected to a two 
dimensional plane as contour lines and with each of them signifying points around the 
mountain with equal height. In this traditional sense of contour analysis, a 3-dimensional 
object is reduced to multiple lines on a 2-dimensional coordinate plane. Since the line 
intervals normally represent the same height, information such as the slope of the 
mountain at a particular site can be calculated by measuring how close the contour lines 
are to each others. These slope values provide directional information for the peak 
search. Likewise, our PCE model is 4-dimensional but it can be projected on a 3-
dimensional coordinate system as surfaces. Each of these surfaces consists of points 
around the 4-dimensional object with equal 5 and we name it a 3-D contour. As expected, 
the point of maximum PCE should satisfy the following condition. 
dPCE _ dPCE _ dPCE _ 
^ T = 0 ' -^-= 0 ' -^T=0 ™ 
Another point of interest is why a 3-D contour of equal PCE is not used instead of a 
contour of equal 8. After all, the task at hand is to optimize PCE and the former option 
only seems more direct. The main reason lies in the peak search method. As it is well 
known, (4.6) requires that the PCE function is defined, continuous and differentiable at 
all values of V0llt, g and S. The fact is that PCE is defined for these variables over a wide 
range of values except for the extreme when Voul is very close to zero or when S is very 
close to 1. The latter is easy to handle as they occur at known places where the data can 
just be excluded. Apart from these exceptions, for instance, we can say that a PCE value 
is defined for any value of 3. However, it cannot be said that S is defined for all values of 
PCE. This is especially problematic as the goal is to search for the highest PCE but its 
value is obviously not known prior to the effort. A wrong selection of PCE values could 
land the optimization to where 8 values do not exist. 
Our target process is ST CMOS 90nm and we expect to see short channel effect coming 
into play. To account for these effects, we rely on extracted parameters from the BSIM3 
model. We paid particular attention on the subthreshold and reverse leakage region as 
these are believed to limit PCE on the high end. For instance, parameters are added to 
(4.7) and (4.8) so that curve fitting makes sure that the data matches that of BSIM3. The 
extended equation for Isc and Iri are shown as below. 
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; 
The mentioned modifications do not change the form of (4.4) but the system is, 
nevertheless too complicated for any analytic solution. Cadence Spectre can provide PCE 
solution for 3-D contour analysis. However, these involve a) setting different values of 
V0ut, g
2, 3', and b) evaluating the PCE for each case. Out of the two steps, the first one 
may be automated to a limited extend by using the parametric simulation option. The 
second step, however, may only be performed manually with the Calculator function in 
Spectre. To understand the difficulty of this option, we first look at the variable space. 
For the ST 90nm process, Vout ranges from 0 to 1. In general, 5 also ranges from 0 to 1 
while the value of g2 may approach zero but a high end of 10 should be sufficient. A high 
enough resolution is also required for meaningful accuracy. Assuming 100 steps for each 
variable, 1003 or 1 million experiments are required. This is too much for manual 
operation. Therefore, MATLAB has been used for the computation instead. Figure 4.1 
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illustrates the resulting 3-D contour at <5=0.82 when both VsbP and VSbn equals zero. As 
discussed, a different 3-D contour such as figure 4.1 comes with every new 8 value. The 
global maximum PCE can be determined at a point, which satisfies the conditions in 
(4.6). In this case, this global maximum occurs at 74.6% when Vout=0.2S, g
2=0.5 and 
3=0.82. Figure 4.2 is the 2-D projection of the contour with PCE showing in varies 
shades of gray. The gray scale has been contrast enhanced in order to show the region of 
maximum PCE (the brightest region). In general, it is observed that the point of 
maximum PCE only occurs when Vout is slightly higher than VthP- This is reasonable since 
a Vout that is too low will force the transistor to turn on in subthreshold region, where the 
forward region current is small and comparable in size with the reverse conduction 
current. When Vout is too much greater than VthP, the reverse triode conduction current 
will also grow and become comparable with the forward current. In previous literature, 
this latter effect is referred to as the self current limiting feature [19]. 
Figure 4.1: 3-D Contour for Vsb„=0, Vsbp=0 and S=0.S2 
- 4 2 -
I I I 1 I I I I 
0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 
V (V) 
out v ' 
Figure 4.2: Enhanced Contrast 2-D Contour Projection for Vsbn=0, Vsbp=0 and <$=0.82 
4.3 Effect of Body Voltage to Maximum PCE 
Traditional analysis has always identified Vth as the key reason for power loss in any 
rectifier circuit. Since a positive source-to-bulk bias will increase the threshold of an N-
type transistor, it is naturally assumed that body effect will also degrade PCE, which 
becomes a problem especially for multi-stage rectifier design using regular CMOS 
transistors with non-zero Vth- This is because the bulk of the N-type transistors in 
intermediate stages will unavoidably experience an increasingly negative bias voltage. 
However, this assumption is not necessary valid for a differential-drive CMOS bridge 
rectifier, as seen in the following 3-D contour for the case when body effect is present. 
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Figure 4.4: Enhanced Contrast 2-D Contour Projection for FsA„=0.66V, Vsbp=0 and <5=0.82 
By referencing figure 4.2 and 4.4, we observe that the point of maximum PCE has 
simply shifted to Voul=03 and g
2=1.2, at a higher value of 78.8%. This may seem 
counter-intuitive at first but we recognize that higher source-to-bulk voltages will 
suppress both the subthreshold and reverse leakage current (Isc and Iri), leading to a small 
PCE improvement as these current are still not dominant when comparing to current of 
the other regions. 
4.4 Effect of Finite Gate and Substrate Resistance to Maximum PCE 
When using a 915MHz source, we need to consider the AC equivalent circuit as 
discussed in chapter 3 section3.3. Cadence Spectre simulation of the two previous cases 
show slightly less PCE at 72.4% and 74.3%, comparing to 74.6% and 78.8% in figure 4.1 
and 4.3, respectively. This is reasonable as the 3-D contour analysis is a DC analysis, 
which does not take into account the finite resistance due to the poly-silicon gate and the 
substrate of the transistors. These in-series resistance can manifest itself as power loss. 
To try making up for the loss, the input signal amplitude needs to be increased, therefore, 
causing the reduction in S. In addition, Vout also increases because more power 
transferred in the forward conduction should partially offset the negative impact of 
increased loss. The effect can be quantitatively estimated as chapter 6 will detail. 
-4. 
Chapter 5 SIMPLIFIED POWER MODEL 
5.1 Approximating the Non-Linear Rectifier by a Linear Resistor 
As it is apparent from the analysis of chapter 4, PCE only becomes the highest when 
Vouj>Vihp. The transistors enter triode region during this condition and behave resistively. 
Although the transistors still behave non-linearly in a strict sense, they may be modeled 
sufficiently by a linear fix-value resistor. The following paragraphs will show that such 
an approximated model is possible. The model offers not only useful insights but allows 
the development of a design methodology for appropriate matching, which will be 
detailed in chapter 6. 
The 3-D contour analysis in chapter 4 helps determining the global maximum PCE at a 
unique set of Vouh g
2 and 8 values. For a half bridge, we may then guess at one 
transistor's size and adjust the other one for meeting the g2 criteria. The resulting circuit 
can be simulated with Cadence Spectre so that the exact average output current is 
determined. Depending on the required load current, the transistors can be linearly scaled 
for reaching the target, knowing that the scaling will not affect PCE as long as g2 is kept 
constant. The problem now is how the impedance characteristic for the rectifier may be 
obtained. Knowing the impedance characteristic is important for many reasons. To the 
least, it provides information for the design of matching networks. However, due to the 
complexity of the rectifier and transistor models, analysis based on level one SPICE 
model does not provide accurate answer. Therefore, the usual approach is to measure 
impedance by experiment. This is counter-productive for the design of matching since 
the circuit may also demand very specific impedance from the rectifier in order that 
maximum power transfer will occur at the desired operating range. Indeed, chapter 6 will 
show that this requirement of the rectifier's impedance is very specific. So, the method of 
matching the known impedance of a rectifier to the antenna will not automatically yield 
the most desired performance. We clearly need a rule for sizing transistors so that 
impedance characteristic is designed rather than shot in the dark. 
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To begin explaining our model, rectifier's impedance in the usual sense should be 
understood first. Simply put, a rectifier is reduced to a complex but linear impedance. 
The impedance consists of a combination of parasitic capacitance and the average on-
region resistances of the transistors. This model is valid when the rectifier's conduction 
angle is so large that the switching discontinuity may be ignored. However, conduction 
angle is only large when PCE is also low as section 5.3 will prove. For a rectifier 
operating with high PCE, the conduction angle is too small for the switching 
discontinuity to be ignored and the usual impedance model does not apply. Our solution 
is simple, instead of reducing the rectifier to a linear impedance, we reduce it to a piece-
wise linear circuit, such that the problem of switching discontinuity is addressed. The 
piece-wise linear model replaces the transistors by a switch, which turns on when 
Vi^>Vthp, the impedance characteristics of the transistors are summarized by a fixed 
valued resistor that connects to the switch in-series. For a half bridge rectifier that 
outputs a certain size of average output current, it is always possible to find for the piece-
wise linear model a resistor value, which gives the same current. 
Instead of deriving a general abstract mathematical formulation for proving the model's 
validity, illustrations through an example may offer more insight. Figure 5.1 compares 
one such fix resistor example with a real half bridge rectifier when both circuits are 
driven by a full cycle of sinusoidal input signal. The parameters for the circuit and the 
model are shown in table 5.1. 
Table 5.1: Parameters for a Sample Rectifier Circuit and the Model 
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Figure 5.1: Simulated Rectifier Current vs Fix-Resistor Modeled Current 
Both the rectifier and the model output an average current of exactly 22.4uA. From 
figure 5.1, it is first observed that the reversed conduction current eventually settles to a 
negligibly small value, such that only half of the cycle needs to be considered. Out of this 
half cycle, the fix-resistor matches the real transistors very well 25% of the time. Close to 
the peak, where the rectifier current is the highest, the model underestimates by 10%. 
This means less than 10% of discrepancy in current for 20% of the half cycle time. The 
peak reverse current for the model is also much greater because the transistors only start 
to turn on but still with high resistances and 10% of time is spent in this region. This 
leaves more than 50% of time in the subthreshold and reverse leakage region, where the 
fixed resistor model is completely turned off. The observation so far amounts to how 
good the turned-on transistors are modeled by a fix resistor for matching purpose. The 
picture, however, is not complete without the power also being analyzed. Figure 5.2 is a 
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Figure 5.2: Simulated Power Loss vs Fix-Resistor Modeled Power Loss 
It is observed from figure 5.2 that over 87% of the power loss is due to the forward 
conduction region. Therefore, matching is a more important concern for this region. In 
this sense, the 10% peak current discrepancy observed in figure 5.1 is a reasonable 
sacrifice for the modeling simplicity. In terms of power, there is less than 3% 
discrepancy in the forward conduction region but 69% error in the reverse region. To 
address this error, we add an in-parallel resistor (loss element) to the model that we have 
discussed so far, resulting in figure 5.3, the final piece-wise linear model for differential-
drive CMOS half-wave bridge rectifier (DDCHB). It should be understood that the actual 
loss element is non-linear in nature and the loss resistor, therefore, does not really exist. 
However, it can be used as a fudge factor for changing the model enough so that the 
experimental data for high PCE will fit. In fact, although this model is derived from DC 
analysis, it can capture the AC effects by means of the loss element (see Chapter 7). 
Regardless, this is an important step that enables design. To see how well this scheme 
works, in the next section, the model will be compared with actual simulated PCE values. 
5.2 The Piece-wise Linear Model for DDCHB 



































Figure 5.3: Piece-wise Linear Model of the Half Bridge 
If Vi„ is a sinusoidal source of the form VsinO, we may derive the expression of average 
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(5.1) 
where i? is the equivalent resistance and x=Vthp/Vout. If the loss element is given by Rh 
the expression of PCE can be derived by using (4.4) and (5.1) as below. 
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5.3 Comparison between the Model and the Simulated Behavior 
Since S has been suggested in chapter 4 as an important parameter for PCE, figure 5.4 
gives a comparison between 5, the PCE of the piece-wise linear model and the actual 
Cadence Spectre simulation result. 
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Figure 5.4: Comparison between the Simulated PCE, the Modeled PCE and S 
It is seen that the model PCE matches the simulated PCE almost exactly from a low PCE 
value all the way up to the maximum PCE of 73.3%, before it deviates. It is understood 
that, at high value of d, the subthreshold current (Isc) and the reverse leakage (Iri) become 
increasingly dominant. The fact that there is a large discrepancy also illustrates the highly 
non-linear nature of this leakage current, which cannot be accurately model by a linear 
resistor. Nevertheless, our goal is to achieve the maximum PCE, where the effect of non-
linearity is not yet dominant, such that the piece-wise linear model is sufficiently 
accurate. On the other hand, it is noticed that d closely follows the actual PCE curve with 
only less than 5% error until getting near the point of maximum PCE. This shows that 
PCE is roughly predicted by 5, especially when PCE is low. 
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Chapter 6 ANTENNA MATCHING FOR RECTIFIER 
6.1 The Difficulties of Antenna Matching for Rectifier with High PCE 
As the previous chapters have already implied, the concept of matching for a rectifier 
with high PCE having a known impedance is not as simple as designing a matching 
network for just making sure that the transformed rectifier's impedance is the same as 
that of the antenna. At least for the DDCHB or DDCFB type of rectifiers, maximum PCE 
only occurs at a particular combination of Vout and S values. If matching is for the 
impedance, the 8 condition may not be met and the PCE will suffer. On the other hand, if 
matching is for the voltage, conditions for high PCE are met but maximum power 
transfer may not occur. For applications that are more power demanding, the design goal 
should not merely focus on optimization of operating range for small output power 
measured in single digit unit of uW. To this end, a high PCE is certainly important but 
not the only design criteria. It is useful only when the rectifier is also matched to its 
source for the maximum power transfer. Therefore, it becomes a valid question to ask 
whether the power and the PCE can be optimized at the same time. To compound the 
problem, the rectifier is now described by a piece-wise linear model (see chapter 5) and 
the traditional matching theory may not apply. To be specific, it has always been 
assumed that maximum power transfer occur only when impedances match, a condition 
of the source and the load impedances being complex conjugates to each other. The 
following analysis will gradually unfold the fact that the new matching is quite different 
from the matching of traditional sense. 
6.2 Piece-Wise Linear Model for Matching 
By applying the piece-wise linear model, we may consider the problem of matching with 
the circuit in figure 6.1, where Rr is the equivalent radiative resistance from the antenna 
and Uo is the amplitude of the sinusoidal source, where 0=oot. The right-side of figure 6.1 
is the equivalent circuit for piece-wise linear model on the left. If we further define k as 
the ratio of voltages in (6.1) and a as the ratio of resistance in (6.2), such that: 











,we may then derive an expression for Pr, the power to Vout, as below. 
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The first term of (6.3) is the available power (Pa) from the antenna and it is known to be 
proportional to G, the antenna gain [1], as below. 
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Figure 6.1: Model of the Antenna Coupled Rectifier Circuit 
Alternatively, (6.4) can be rearranged for Uo as in (6.5). Uo is a fictitious voltage source 
obtained for the antenna by imagining that the antenna and its ambient RF field are 
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In (6.5), X and PEIRP are fixed by standards. In our case, they are 327.87 milli-meter and 
4W respectively for the 915MHz band in North America. G depends on the particular 
antenna. In this thesis, we assume a simple dipole antenna with G=1.64. The design 
operating range would set the r value; a list of Pa at various r is given in table 1.1. As 
such, the only unknown is the equivalent radiative resistance Rr. 
6.3 The Inadequacy of PCE for Rectifier Design 
Uo in (6.5) gives an idea of the required antenna source voltage for achieving the 
maximum PCE. For instance, if it is given the pair of Vout and S values for the maximum 
PCE obtained from the 3-D contour analysis, the value of Uo must also be at least equal 
to or greater than Voutl5. Rr, in turn, should be sized for allowing a certain size of average 
input power to the rectifier, which equals the average output power to the load divided by 
PCE. Although this method of design guarantees high PCE, the power through Rr may 
not be optimal. Depending on the choice of Uo, too much power could end-up being 
reflected by Rr (radiative impedance is not dissipative). In fact, most of the power could 
be reflected, leaving only a small portion for the rectifier. This shows the limitation of 
PCE as a design parameter. A better design metric is power utilization (PU), which 
describes how much of the available power from the antenna can be transferred to the 
load (or Vout). In this context, available power means the maximum amount of power 
obtainable from the antenna with a matched linear load. As an example, PU=1 means 
that all of the available power from the antenna is delivered to the load. For a rectifier, 
PU can be very low in value but the maximum happens when 100% of the available 
power is delivered to the rectifier; at this state, if the rectifier also operates with the 
maximum PCE, the PU will equal PCE. 
6.4 Power Utilization for the Rectifier 
By defining PUhaif as the power utilization of a half bridge rectifier, we form the 
expression of (6.6) by dividing (6.3) withPa. 
PUU/ = 
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Chapter 3 section 3.2 has already detailed the difference between a full bridge and a half 
bridge. The power utilization for a full bridge (PUjuii) is easily derived in (6.7). 
pUfull =2xPUhalf (6.7) 
PU so defined is equivalent to the system efficiency used by S. Mandal et al. [21] but we 
have provided a design method instead of using it only as a measured performance merit. 
Now, the value of k that maximizes (6.6) can be found by taking the partial derivative of 
(6.6) with respect to k and then equaling it to zero, resulting in (6.8). 
Vl-W2 +2*sin-'(#)-for + (l-jr)- , z F ^ = 0 ( 6 8 ) 
V H ^ 
For the special case of %=1, k equals 0.3942 and we define this special k value as kmax. If 
ê =0 and Rr«Rioss, PUjuu will be approximately equal to 0.9226. In the next section, we 
will show that a must carry a finite value. This means PUfuu will always be smaller than 
0.9226 even when matching is ideal. This also implies a very specific value of Uo for 
maximum power transfer. 
6.5 Determination of the Equivalent Radiative Resistance 
Since the goal is to maximize power transfer, a necessary condition is to maximize PCE. 
The 3-D contour analysis from chapter 4 has already shown the existence of an optimal 
PCE at a unique pair of Vout and S values. Consequently, the voltage across the in-series 
network of R and Vout in figure 6.1 is known and it equals Vout/S. Strictly speaking, the 
ratio is only valid for a sinusoidal input, which is not the case in figure 6.1 due to the 
switching distortion. The ratio actually decreases for a wider conduction angle but the 
decrease should be negligible for a narrow-band antenna and matching system. So, 
assuming that a rectifier input voltage of Vout/d still yields the maximum PCE, when the 
AC source in figure 6.1 reaches its maximum amplitude, the current that flows through R 
and Vout should establish exactly VoutIS. Therefore, the relationship between R and Rr for 
maximized PCE is obtained in (6.9) by solving (6.1) and (6.2) with kmax. 
_ ^ max V max / 
° match ~ ~~7~ ~ T (6.9) 
max max 
In (6.9), kmax and Smax signifies the k for maximum power transfer and the 6 for optimal 
PCE. Therefore, omatch represents the optimal resistance ratio for achieving kmax. It is seen 
that Smax is always smaller than one. Hence, amatch carries a finite value and it can never 
equal to zero. The implication is a PUjuii, which is always smaller than 0.9226. Once 
Omatch is determined, Rr is simply found in (6.10) by substituting (6.9) into (6.2). 
n _ R ' Rloss 
A t o match 
6.6 Sizing of Transistors for Optimal Power Transfer 
It is noticed that (6.10) still contains the unknown R. In order to find R, we need first to 
determine the value of Pr. In (6.3), since Rr is usually far smaller than Rioss, the second 
product term may be dropped with few errors. After substituting kmax and (6.9) into (6.3), 
we get (6.11). 
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By equating (6.11) and (6.12), a unique R value is determined. It is reminded that (5.1) is 
based on our piece-wise linear model of the CMOS bridge rectifier. Therefore, the 
transistors can be sized freely until I0 matches to that of (5.1); this is as long as g
2, Vout 
and 6 are kept to their optimal values according to the results of the 3-D contour analysis. 
The process implies, for any given target operating range, there exists an optimal 
transistor size, where the power transfer is maximized. 
6.7 Matching to Simple Antenna 
We know that, in general, the rectifier circuit is not linear and the switching discontinuity 
will generate prominent 3rd and 5th harmonics. However, when we are only concerned 
about the power transfer behavior during the rectifier's on time, the first principle time 
domain analysis mentioned in this chapter and in chapter 5 provides accurate results. 
When it comes to impedance matching, the piece-wise linear model allows the rectifier to 






-V , out 
Cc I equivalent circuit 
after rectifier turns on 
Figure 6.2: Equivalent Circuit of the Rectifier for Matching 
In figure 6.2, Cp and Cc represent, respectively, the parasitic capacitance and the coupling 
capacitor of the rectifier. The detail of these components is explained in chapter 7. 
Regardless, by defining Q2 in (6.13), we can convert figure 6.2 into an AC serial 
equivalent circuit in figure 6.3. 
Q2=cuC-(Rl0SS//R) (6.13) 
R, 
Figure 6.3: Serial Equivalent Circuit of figure 6.2 
In figure (6.2), Cs and Rs are given by (6.14) and (6.15). 
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Finally, the overall Q of the serial equivalent circuit can be found and the value of the 
equivalent parallel resistance and capacitance can also be determined as the following. 
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The effective parallel resistance value (Reff) should be substituted back to (6.10) for the 
design value of Rr. According to the procedure in section 6.5, for an operating range of 
10m, the value of equivalent resistance is about 300f2, while R^l.5kQ.. This is 
completely non-intuitive but the arrangement would result in close to maximum power 
transfer. A typical antenna such as simple dipole has much lower radiative impedance 
when comparing to the design Rr. To address this problem, we can use a simple L-match 
for transforming the low impedance to Rr, as it is illustrated in figure 6.4. 
Figure 6.4: L-match Network to a Dipole Antenna 
In figure 6.4, QL is the quality factor for the L-match while Lcompensate is the inductance 
for cancelling the reactive component of the rectifier circuit. This is done so that the 
power utilization, which assumes no reactive current, will not be affected. It is important 
to realize that Lcompensate is for compensating 0.5CC//CP but not the effective capacitance 
(Ceff) in (6.17). Chapter 7 will show that this is appropriate. In general, it is not possible 
to use one linear inductor for complete cancelation of the reactive current because the 
capacitance is non-linear. The leftover component, however, is small due to the small 
conduction angle for high efficiency operation and it will not significantly undermine 
power utilization. 
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Chapter 7 MULTI-STAGE CMOS DIFFERENTIAL 
FULL-BRIDGE RECTIFIER DESIGN 
7.1 Topology of Multi-Stage DDCFB 
The design method discussed so far is for the single stage differential-drive CMOS half-
wave (DDCHB) and the full-wave bridge rectifier (DDCFB). However, as chapter 4 has 
revealed, optimal PCE is fixed at a particular set of Vouh g and S values. The value of 
V0ut should also be slightly greater than the P-type transistors' threshold voltage (VthP) but 
not too much greater. This voltage is in the order of 0.3V for the ST CMOS 90nm 
process. Table 7.1 gives a list of threshold voltages at varies source-to-bulk bias levels. 




























The low Vout of a single stage design is, therefore, insufficient for most application. 
Fortunately, multiple stages can be cascaded for increasing the output voltage. One 
topology based on cascading DDCFB is shown in figure 7.1. 
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Figure 7.1: A 3-Stage DDCFB 
This is a three-stage design with stage boundaries indicated by the dotted line. It is 
possible to repeat the basic cell for even higher output voltage. The Qs with odd suffixes 
are P-type transistors and those with even suffixes are N-type transistors. Cint represents 
the charge reservoirs of the intermediate stages and they are assumed to have the same 
value. C0 is the output capacitor that connects to the load and it may carry a bigger value 
than C-mt. The capacitance size of C0 depends on the transient current requirement of the 
load. It is noticed that all bulk connections of the N-type transistors are wired to the same 
ground due to the process but there is a degree of freedom for setting the bulk voltages 
{Vbi, Vb2 and Vbi) for the P-type transistors because of the separate N-wells. This freedom 
can be utilized for a design advantage to be discussed in the next section. For illustrating 
how the output voltage is increased, a basic DDCFB cell and its equivalent circuit is 

















Figure 7.2: A Basic DDCFB Cell for Multi-Stage Design (left), the Equivalent Circuit (right) 
In figure 7.2, the x suffix represents the stage number. By the quasi-steady state DC 
model introduced in chapter 3, the output capacitors are replaced by the voltage sources 
Vx and Vx.i, which represent the output voltages of the current stage and that of the 
previous stage, respectively. Vux and VQX are the input voltage terminals. 1^ and Iox are 
the current driven by the (x-l)-th stage to the x-th stage, and the output current of the x-th 
stage, respectively. A comparison between the left diagram of figure 7.2 and figure 3.1 
shows the only difference between the two. It lies in Vx.j, which is connected to point A 
or the drain ends of the N-type transistors. For the single stage DDCFB, point A is 
always connected to ground. Since it has already been shown in chapter 3 that DC 
analysis is the most critical for the understanding of DDCFB and DDCHB, DC analysis 
is used here too. With this assumption, it is clear that, during the steady state, Iox equals 
Itx. If Vx is separated into two voltages, such that Vx=Vex+Vx.i. It is seen that Iox will flow 
through the Vx.j at the output branch while Iix, which is equal but opposite to Iox, will flow 
through the Vx.j source at point A. Hence, the two Vx.j voltages are combined in the 
equivalent circuit on the right side of figure 7.2, where Vx.j becomes the new effective 
ground and the potentials of Vux and Vj2X are raised accordingly. It is for this reason that 
the Cc coupling capacitors are added in figure 7.1. If Vex equals V; for all stages, it is 
straightforward to show that Vx=x-V]. 
7.2 Optimal Number of Stages 
Chapter 6 section 6.4 and section 6.5 have implied that all stages should have the same 
Vout. This is in order that kmax, and therefore, the optimal power matching condition can 
be maintained for all stages. Due to these reasons, the optimal number of stages (OT) is 
approximately given by (7.1). 
_ desired total output voltage 
A in (7.1) is an additional offset that Vout of individual stages must operate above V,hp for 
achieving the optimal PCE. The value of A is empirically observed from chapter 4 to be 
about 0.01-0.03V. 
Assuming a A of 0.02V and the desired total output voltage of IV, when Vsb=0 and 
Vthp=0.2785V, OT should equal 3.35, which unfortunately is not an integer. If OT is 
rounded to three stages with Vout equals 0.33V per stage, VthP needs to be increased in 
order for keeping PCE. This can be accomplished by modifying the body bias of the P-
Type transistors. While referencing figure 7.1, this strategy involves connecting Vbito V2 
and then Vbi to V3. Since the 4-th stage does not exist, V^ is simply connected to V3. 
With this arrangement, according to table 7.1, the Vthp for both the first and second stage 
should equal 0.3117V. The source-to-bulk voltages for the P-type transistors of the 3-rd 
stage remain zero but that of the N-type transistors will be biased to 0.66V, which forces 
the Vthn to be above VthP at a value of 0.2806V; the higher voltage means that the bridge 
circuit will turn on at Vthn instead of VthP- However, this is still much lower than 0.33V 
when comparing to the other stages and the PCE will not be optimal. Fortunately, the 3-
D contour close to the optimal point of PCE is rather flat (see chapter 4) and the raised 
source-to-bulk voltages also ensure that significant PCE compromise is unlikely. 
7.3 Coupling Capacitors and Parasitic Gate Capacitances 
The power matching criteria (chapter 6) requires the ratio of the effective output voltage 
of each stage and the effective input amplitude be kept very close to kmax. The effective 
output voltages are kept the same by making sure of a constant Vex through all stages. 
Since the coupling capacitors (Cc) are also a part of the input network, they should all 
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have the same value. These capacitors will form capacitive dividers with the parasitic 
gate capacitances (Cp) of the transistors as in figure 7.3. (Rioss is negligible) 
^V, out 
Figure 7.3: Parasitic Capacitances in the Equivalent Circuit 
Vin(eff) is introduced because the bridge rectifier {R, Vout and the switch) will see a voltage 
different from that of the antenna. Due to the switching discontinuity, the circuit cannot 
be analyzed directly with the usual impedance model but the equivalent circuit on the 
right side of figure 7.3 can still be formed. This arrangement is invariant to the effect of 
switching and it allows straightforward evaluation of initial conditions because the 
equivalent capacitances only store charges as a result of switching, unlike the actual 
capacitors, which also store charges from Vin(ejjD. 
The first important thing to know is the voltage seen by the rectifier, across Cp on the left 
circuit of figure 7.3. The d ratio between this voltage and Vout must be maintained for 
maximum PCE. To find this voltage, we define the instantaneous current through the R 
branch as i(t). So, i(t) has the form of (7.2). 
it 
i{t) = Kl sin(cot + </f + a) + K2e
 R^Cc+2Cp> g2) 
This derivation assumes the input voltage from the antenna has the form of Vi„(eff)Sin(a>f), 
where co is an arbitrary frequency constant. The time parameter (t) for i(t) has also been 
normalized to zero when the switch of figure 7.3 turns on. Therefore, <j> defines the phase 
of a sinusoidal cycle when the bridge turns on and a defines the additional phase shift 
due to switching. If we further define the initial voltage of the capacitor at the on-set of 
switching as Vc, the parameters of (7.2) are then given by the following. 
K-K)-{cc+2cf) 
<f> = s i n " 
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If we define the average current to the load as Iioad(totai) and the operating frequency as/ , 
where f=<x>l2it, we may determine the value of Vc by first determine Vat, the voltage drop 
across the equivalent capacitance after every half cycle of charge loss due to switching. 
had (total) 
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For a full-wave bridge with half-bridge components that charge the equivalent capacitor 
in different direction every half cycle, the initial voltage at the on-set of switching (Vc) 




By substituting (7.3-7.8) into (7.2), we may then find the instantaneous voltage as 
R-i(t)+Vout. The amplitude of this voltage, defined as Vr in (7.9) turns out to be 
approximately equal to the no-load voltage, except for a phase shift difference. 
V. « K, (eff) ' C„ + 2C, (7.9) 
7.4 Other Parasitic Components 
The most significant parasitic loss effect comes from the finite gate resistance of the 
transistors and the substrate loss (see figure 3.2). This could be modeled by the quality 
factor of the gate-to-source and gate-to-bulk capacitances. Once the quality factors are 
found, the equivalent in-parallel resistances are determined and lumped with the 
equivalent loss resistance Rioss. Practically, the resistance due to the poly-silicon gates 
can be reduced significantly by introducing sufficient number of gate fingers. Another 
point of cautious is the selection of driving plate for the coupling capacitor Cc. The top 
plate driving method, where the input signal is connected to the top plate of Cc, is first 




Figure 7.4: Input Driving Top Plate of Cc 
In figure 7.4, Ca represents the bottom plate coupling to the substrate. In this case, Ca 
capacitors are directly across Cp, which reduces Vr according to (7.9). This is not 
desirable as QL (see figure 6.4) must be increased for compensating the voltage loss and 




Figure 7.5: Input Driving Bottom Plate of Cc 
The negative side-effect does not exist in this case because the Ca capacitors are in 
parallel with the source. In both case, however, the substrate loss would decrease the 
PCE of the rectifier circuit. Since the value of Ca is proportional to the size of Cc, either 
small Cc or capacitors with low Ca values should be used. The MIM type capacitor 
supported by ST 90nm technology is ideal for this purpose as it uses a lot less area then 
regular capacitors for achieving the same capacitance. 
7.5 Three-Stages CMOS Differential Full-Bridge Rectifier Design 
By applying the design method in chapter 6 and the multi-stage adjustment of this 
chapter, a three-stage DDCFB is designed. So far, we have not considered bandwidth but 
it suffices saying that it is not an issue. Our rectifier circuit, while being designed for a 
10m range has a Qi (see figure 6.4) value of 4.5, giving a bandwidth in excess of 
200MHz, which is considered quite ample when similar applications [21, 22] demand 
about 100MHz. Following is a list of component values used in our three stage 
differential bridge rectifier design. 
































In table 7.2, pjingers and njingers are the number of fingers for the gate contacts. By 
referencing figure 6.4, LL and CL in table 7.3 are L-match component values. Coutput is the 
output capacitor for each stage (see figure 7.1). LL, CL and Lcompensate can be embedded 
with the antenna design and not being part of the IC. All transistors lengths are 0. 1 um. 
7.6 PCE and PU at Various Distances 
We have simulated the 3-stage rectifier with Cadence Spectre, using design parameters 
given in table 7.2 and 7.3. In order to simulate PCE and power utilization (PU) at 
different distance, Uo values (see figure 6.1) are calculated for each level of available 
power according to (6.4), with a dipole antenna and the PEIRP of 4W. Table 7.4 
summarizes the result. 
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All results are measured at output voltage of 0.99V. At 10m, PCE is at the maximum of 
74%, which is more than three times higher than the existing [21]. The power utilization 
(PU) is at 68% while output power is 30.3uW, which is at least 50 times that of [24] 
under comparable conditions. This is a three-stage rectifier design but the PCE is still 
higher than the single stage design of the similar type [19]. At an output power level of 
2uW, our rectifier can operate as far as 16m, at a Pa level of -17.6dBm. This is 
equivalent to a power-up threshold of 17.4uW. However, our three-stage rectifier is 
optimized for 10m. Based on our design procedure, a smaller transistor size may be used 
at 16m for optimized PU and a performance similar to that of table 7.4, such as 68%, can 
be expected while existing method only yields 25% [21]. It is noticed that the maximum 
PU occurs at 7m instead of the design 10m. This could be explained by the imperfect 
piece-wise linear model (see chapter 5), where the modeled resistance is slightly higher 
-69 = 
at the conduction peaks when comparing to the resistance of the real transistors. This 
causes a slight mismatch and the voltage across the rectifier drops accordingly. Since the 
k ratio now deviates from the ideal kmax value, PU becomes less than optimal. However, 
table 7.4 shows that at 10m, it is only 4% away from the optimal PU. This proves that 
our design method, which is based on the piece-wise linear approximation of the 
rectifier, is highly effective in optimizing the power for circuits of this type. 
7.7 Comparison with Prior Design Methods 
Previous design method by S. Mandal et al [21] focuses on the optimization of threshold 
power, defined as the input power for an output of 2uW, where the curve intersects the 
horizontal axis in figure 7.6. In this sense, our method matches the prior observation that 
smaller parasitic capacitance lead to lower threshold power. Our method differs in 
finding the highest output power at a design distance, where only one curve appears at 
the top. The crossed and dotted-line in figure 7.6 corresponds to the experimental data for 
the 10m rectifier. It matches the model (solid line) at low distances, only to deviate after 
10m, when the non-linear components at high S values starts to dominate (see 5.3). 
5 10 15 20 25 30 35 
Distance from the Reader (m) 
Figure 7.6: Output Current for Rectifiers Optimized for Various Distances 
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Chapter 8 CONCLUSIONS AND FUTURE WORK 
8.1 Conclusions and Contributions 
In the process of investigating more power demanding RFID sensor applications for the 
noisy automotive environment, we seek both the power reduction strategies for circuits 
and the efficiency enhancement techniques for the power source. The former leads to our 
proposed power optimization method for Chien search. The novelty of our approach lies 
in a power efficient factorization algorithm, which allows fine-grain RT-level power 
management. Circuits for (255, 187, 9) binary BCH code have been synthesized with 
0.18um CMOS technology. Simulation shows overall average power savings of 34% at t 
= 9, which double the amount achievable for the method of [8]. Thus, the proposed 
method is suitable for portable digital video and data storage applications where highly 
correction-capable BCH codes are used. 
The latter direction of efficiency enhancement for the power harvesting process brings us 
to the rectifier circuit. We have presented a full strategy for the analysis, design and 
optimization for the differential-drive CMOS full-wave and half-wave bridge rectifier 
circuit. A piece-wise linear approximation of the rectifier circuit has been investigated. 
Our work shows that there is an optimal transistor size for a given design range in order 
that the rectifier may operate efficiently. In addition, we have shown that, contrary to 
common believe, an increased bulk biasing level, which increases the intensity of body 
effect, can be strategically utilized for enhancing PCE. 
To prove our concept, a three-stage rectifier circuit has been designed for an operating 
frequency of 915MHz, using ST CMOS 90nm process. Relative to existing design [21], 
simulation results indicate PCE of 74%, which is at least three times higher. Output 
power level of 30.3uW is also 50 times that of 0.6uW in [24], at the same distance, 
regardless of the significant level of source-to-bulk bias. 
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8.2 Future Work 
A low power RFID tag for sensor applications include all typical tag components namely 
rectifier, modulator, demodulator, decoder, encoder, state-machine, power control, 
oscillator and memory. We have studied the design theory for a type of rectifier circuit 
known as differential-drive CMOS rectifier and simulation results have shown drastic 
improvement in terms of power conversion efficiency and the amount of output current. 
However, a circuit has yet to be implemented on silicon level. Furthermore, efficiency is 
only optimized at one distance. A self reconfigurable rectifier circuit may solve the 
problem but this is left for future study. In addition, since we have investigated BCH 
decoder as a potential solution for error-correction in noisy environment, the integration 
of this circuit becomes a concern. In this sense, not only Chien search, which is the 
subject of this thesis but other parts of the decoder also need to be brought in. Certainly, 
the rest of the typical tag components still require low power design work or 
optimization studies. 
The last but not the least is the sensor application, which may require not just a state-
machine but a full micro-controller engine with more memory. Traditionally, memory 
has been a big source of power dissipation and low power design techniques, when 
applied to the core memory architecture and charge pump design should help making the 
integration effort feasible. The design of the micro-controller may involve the use of 
innovative low power method not otherwise require in common applications, when 
considering the extreme low power condition. While the processing unit is important, 
sensor data may only be effectively communicated with non-standard RFID protocols, 
which possibly demand not just engineering of the protocol but a more complex and 
reliable addressing and collision detection scheme. 
= 72 = 
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APPENDIX A: RTL CODES FOR CHIEN SEARCH 
In this appendix, both the RTL codes for the conventional Chien search and that of the 
proposed low power Chien search have been recorded. The RTL codes were written in 
Verilog and their functionality were verified with the respective test bench codes also 
written in Verilog. The Verilog testbenches require simulation random data source 
formatted as BCH code words. The code words are generated by MATLAB and the files 
are included at the end of this appendix. Following are the organization of the files. 
Conventional Chien Search: 
chiensearch.v — main source code 
errornot.v — conventional adder 
malpha.v ~ malpha9.v — constant Galois field multipliers 
rectest.v -- testbench 
Proposed Low-Power Chien Search: 
lp3chien.v -- main source code 
lp3error.v — low power adder + POR 
lpalpha.v ~ lpalpha9.v — constant Galois field multipliers 
lp3test.v — testbench 
MATLAB Source Codes: 
retestvec.m — generate simdata.dat for the Verilog testbenches 
syndrome.m — syndrome calculation, called by retestvec.m 
berlekamp.m — the algorithm for generating error polynomials 
readh.m — generate parity matrix for (255,187,9) BCH code 
77 
A. 1 RTL Codes for the Conventional Chien Search 
chiensearch.v: 
//The regular Chien Search 
//Main State Machine 
module chien_search (rst,load,mout,data_en,epoly,CK,mess_in); 
// I_0 ports definition 
input rst; //reset signal from the Berlekamp stage 
input CK; //clock input from the Berlekamp stage 
input mess_in; //the most significant bit of the input 
message 
input [1:9] epoly; //bit-serial inputs for the error 
polynomial 
output load; //loading signal for the error 
polynomial 
output mout; //error corrected output data 
stream 
output data_en; //data message bit enable signal 
// signal type definitions 
wire rst,sysclk,mess_in,fee; 
wire [1:9] epoly; 
reg load,mout,data_en,load_dis; 
// signals from the "malphax" to "errornot" 
wire [0:7] ml,m2,m3,m4,m5,m6,m7,m8,m9; 
// state counters 
reg [2:0] iscounter; //multipliers internal states 
reg [1:0] estate; //Chien Search state counter 
reg [7:0] mcounter; //message bit counter 
// State constants of the Chien Search 
parameter reset_state=2'b00, //state after power-up 
or reset 
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fstate=2'bOl, //process the first bit 
ostate=2'bll, //process other bits 
lsigma_state=2'blO; //the state for loading 
error polynomial 
// error correct the mess_in with output from errornot 
always @ (posedge CK) 
if (rst==l) 
mout <= 0; 
else 
if (data_en==l) 
mout <= fee ~ mess_in; 
else 
mout <= mout; 
// multiplier internal state machine 
always @ (posedge CK) 

















































// message bit counting state machine 
always @ (posedge CK) 
if (rst==l) 
mcounter <= 8'hOO; 
else 
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if (discounter <= 3'bOOl) && ((estate == 




mcounter <= mcounter; 
// Chien Search State Machine 




load <= 0; 
data_en <= 0; 
load_dis <= 0; 






data_en <= 0; 
load_dis <= 0; 
load <= load; 
estate <= estate; 
if (iscounter==3'bl00) 
if (load==0) 











data_en <= 0; 
load <= 0; 
load_dis <= load_dis; 
estate <= estate; 
if (iscounter==3'b000) 
begin 
estate <= ostate; 
data_en <= 1; 





data_en <= 1; 
load_dis <= 1; 
load <= 0; 
estate <= estate; 
if (mcounter==8'h81) 
begin 
load <= 1; 







data_en <= 0; 
load_dis <= 0; 
load <= 1; 
estate <= lsigma_state; 
if (iscounter==3'b!00) 
begin 
load <= 0; 
estate <= fstate; 
end 
end 
default: estate <= reset_state; 
endcase 
end 
//instantiating the mutipliers 























































//instantiating the sum of product device for error correction 















//The module for summing all product terms together 
//for determining the status of a bit, whether it 
//is received in error or not 
module errornot (ml,m2,m3,m4,m5,m6,m7,m8,m9,corrt); 
// I_0 port definitions 
input [0:7] ml,m2,m3,m4,m5,m6,m7,m8,m9; //products from the 
mutipliers 
output corrt; //correction true 
or not 
// sign type definitions 
wire [0:7] ml,m2,m3,m4,m5,m6,m7,m8,m9; 
reg corrt; 
reg [0:7] sb; //contains the sum of all 
terms 
// variable used 
integer sloop; //for iterating 
all the bits 
always @ (ml or m2 or m3 or m4 or m5 or m6 or m7 or m8 or m9) 
begin 
sb[0]=(((ml[0]Am2[0])A(m3[0]Am4[0] ) ) A ( (m5 [0]Am6[0])A(m7[0]Am8[0]) 
))A(m9[0]Al'bl); 
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for (sloop=l; sloop<8; sloop=sloop+l) 
sb[sloop]=(((ml[sloop]Am2[sloop])A(m3[sloop]Am4[sloop]))A((m5[slo 
op]Am6[sloop])A(m7[sloop]Am8[sloop])))Am9[sloop]; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alpha 
module malpha (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 





S [ 5 : 7] <= S[4:6]; 
S[4] <= S[3]AS[7] 
S[3] <= S[2]AS[7] 
S[2] <= S[l]AS[7] 
S [ 1] <= S[0]; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA2 
module malpha2 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma__in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 




S [ 7 ] 
S [ 6 ] 
S [ 5 ] 
S [ 4 ] 
S [ 3 ] 
S [ 2 ] 
S [ l ] 









S [ 5 ] ; 
S [ 4 ] ; 
S [ 3 ] A S [ 7 ] ; 
S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
S [ 1 ] A S [ 6 ] A S [ 7 ] ; 
S [ 0 ] A S [ 6 ] ; 
S [ 7 ] ; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA3 
module malpha3 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
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// main process of multiplication 
always @ (posedge elk) 
if (load==l) 
begin 
















//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p (alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA4 
module malpha4 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
<= sigma in ; 
<= S [ 4 ] ; 
<= S [ 3 ] A S [ 7 ] ; 
<= S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
<= S [ 1 ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
<= S [ 0 ] A S [ 5 ] A S [ 6 ] ; 
<= S [ 5 ] A S [ 7 ] ; 
<= S [ 6 ] ; 
<= S [ 5 ] ; 
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reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 




S [ 7 ] 
S [ 6 ] 
S [ 5 ] 
S [ 4 ] 
S [ 3 ] 
S [ 2 ] 
S [ l ] 









S [ 3 ] A S [ 7 ] ; 
S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
S [ 1 ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 4 ] A S [ 5 ] A S [ 7 ] ; 
S [ 4 ] A S [ 6 ] ; 
S [ 5 ] ; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA5 
module malpha5 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
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output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
















//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA6 










S [ 2 ] 
S [ l ] 
S [ 0 ] 
S [ 3 ] 
S [ 3 ] 
S [ 3 ] 
S [ 4 ] 
S [ 3 ] 
A S [ 6 ] 
A S [ 5 ] 
A S [ 4 ] 
A S [ 4 ] 
A S [ 4 ] 
A S [ 5 ] 
r 
A S [ 7 ] 
A S [ 7 ] ; 
A S [ 6 ] A S [ 7 ] ; 
A S [ 5 ] A S [ 6 ] ; 
A S [ 5 ] ; 
A S [ 6 ] A S [ 7 ] ; 
A S [ 7 ] ; 
module malpha6 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
/ / s i g n a l t y p e d e f i n i t i o n s 
w i r e s i g m a , l o a d , e l k ; 
w i r e [0 :7 ] p r o d u c t _ o u t ; 
r e g [0 :7 ] S; 
/ / c o n n e c t i n g t h e p r o d u c t r e g i s t e r t o o u t p u t 
a s s i g n p r o d u c t _ o u t = S ; 
/ / main p r o c e s s of m u t i p l i c a t i o n 
a lways @ (posedge e l k ) 
i f ( l oad==l ) 
b e g i n 
S <= ( S » l ) ; 
S[0] <= s i g m a _ i n ; 
end 
e l s e 
b e g i n 
S[7] <= S [ l ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S[6] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S[5] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S[4] <= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
S[3] <= S [ 2 ] A S [ 3 ] A S [ 5 ] A S [ 6 ] ; 
S[2] <= S [ 2 ] A S [ 4 ] A S [ 6 ] A S [ 7 ] ; 
S [ l ] <= S [ 3 ] A S [ 7 ] ; 





//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p (alpha) =1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA7 
module malpha7 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 




S [ 7 ] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 6 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S [ 5 ] <= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
S [ 4 ] <= S [ l ] A S [ 2 ] A S [ 3 ] A S [ 7 ] 
S [ 3 ] <= S [ l ] A S [ 2 ] A S [ 4 ] A S [ 5 ] 
S [ 2 ] <= S [ l ] A S [ 3 ] A S [ 5 ] A S [ 6 ] 
S [ 1 ] <= S [ 2 ] A S [ 6 ] A S [ 7 ] ; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA8 
module malpha8 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 




S [ 7 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S [ 6 ] <= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
S [ 5 ] <= S [ l ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
S [ 4 ] <= S [ 0 ] A S [ 1 ] A S [ 2 ] A S [ 6 ] ; 
S[3] <= S[0]AS[1]AS[3]AS[4] ; 
S[2] <= S[0]AS[2]AS[4]AS[5]AS [7] ; 
S[l] <= S[l]AS[5]AS[6]AS[7]; 




//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p (alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA9 
module malpha9 (sigma_in, product_out, load, elk); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l) 
begin 
S <= (S»l) ; 















<= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
<= S [ l ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
<= S [ 0 ] A S [ 1 ] A S [ 2 ] A S [ 6 ] ; 
<= S [ 0 ] A S [ 1 ] A S [ 5 ] ; 
<= S [ 0 ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
<= S [ l ] A S [ 3 ] A S [ 4 ] A S [ 6 ] A S [ 7 ] ; 
<= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
<= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
/ / T e s t b e n c h f o r t h e r e g u l a r Chien Sea rch Engine 
' t i n i e s c a l e I n s / l O p s 
module r e c t e s t ; 
/ / T e s t s i g n a l s d e f i n i t i o n s 
r e g r s t ; / / s y s t e m r e s e t s i g n a l 
r e g s y s c l k ; 
r e g [3 :0 ] e r rnum; 
e r r o r b i t s p e r b l o c k 
r e g [0 :7 ] s i g m a l , s i g m a 2 ; 
/ / s y s t e m c l o c k s i g n a l 
/ / r e g i s t e r c o n t a i n i n g t h e number o 
/ / r e g i s t e r s f o r t h e e r r o r 
p o l y n o m i a l 
r e g [0 :7 ] 
r e g [0 :7 ] 
r e g [0 :7 ] 
r e g [0 :7 ] 
w i r e 
w i r e 
w i r e 
S e a r c h 
w i r e 
i n p u t 









//data enable for the sigma terms 
//streaming data to the Chien Search 
//corrected data stream from the Chien 
//data enable for the streaming data 
// Source Registers 
reg [0:186] orig mess; //holding the error-free original data 
reg [0:254] source_mess; //holding the data to the Chien 
Search 
reg [0:254] corrat_mess; //holding the error corrected 
message from Chien Search 
// Other Registers used by the tester only 
reg [0:254] temp_source; //buffers for transient data to the 
Chien Search 
reg [0:186] temp_orig; //and to the tester 
reg [0:7] tempi,temp2; //temp buffers used during test 
array data transfer 
// Source Test Vector array specific variables 
integer index; //index to the current block 
of test vectors 
integer dloop; //data fetch loop variables 
integer be; 
integer simdone; //indicate the completion of a 
simulation 
integer lastbit; //indicate readiness of a new block 
integer afreset; //is this right after reset? 
parameter slist=65*50; //length of the test vectors 
reg [0:7] sim_data [0:slist-l]; //test vector array 





//Initializing the Testbench 
//by filling the test vector array first 
//and generate a reset pulse in the meantime for initializing the 



















#10 sysclk = ~sysclk; 
end 
//Define the running tasks 
//load the next test vector 





//fetch the next original message for 
verification 





temp_orig[184:186] = tempi[0:2]; 
//fetch the number of errors for the next block 
errnum <= tempi[4:7]; 










//fetch the next corrupted message block 







//go to the next block 
index <= index+1; 
$display("fetch test vector %d",index); 
end 
//storing output from the Chien Search Engine 
always @ (posedge sysclk) 
if (data_en==l) 
begin 
be <= bc+1; 







corrat_mess <= corrat_mess; 
if (lastbit==2) 
begin 















be <= 0; 
$display("error 
position"); 





















//load the error polynomial at the beginning of every message bit 
always @ (posedge sysclk) 
if (load==l) 
begin 
sigmal <= (sigmal>>l) 
sigma2 <= (sigma2>>l) 
sigma3 <= (sigma3>>l) 
sigma4 <= (sigma4>>l) 
sigma5 <= (sigma5>>l) 
sigma6 <= (sigma6>>l) 
sigma7 <= (sigma7>>l) 
sigma8 <= (sigma8>>l) 




sigmal <= sigmal; 
sigma2 <= sigma2; 
sigma3 <= sigma3; 
sigma4 <= sigma4; 
sigma5 <= sigma5; 
sigma6 <= sigma6; 
sigma7 <= sigma7; 
sigma8 <= sigma8; 
sigma9 <= sigma9; 
end 
//streaming data to the Chien Search Engine 
always @ (posedge sysclk) 
if (data_en==l) 
source mess <= (source mess>>l); 
//instantiating the Chien Search Engine 










= 101 = 
A.2 RTL Codes for the Proposed Low-Power Chien Search 
Ip3chien.v: 
//The Low power Chien Search 
//Main State Machine 
module lp3chien (rst,load,mout,data_en,epoly,CK,mess_in); 
// I_0 ports definition 
input rst; //reset signal from the Berlekamp stage 
input CK; //clock input from the Berlekamp stage 
input mess_in; //the most significant bit of the input 
message 
input [1:9] epoly; //bit-serial inputs for the error 
polynomial 
output load; //loading signal for the error 
polynomial 
output mout; //error corrected output data 
stream 
output data_en; //data message bit enable signal 
// signal type definitions 
wire rst, sysclk,mess_in, fee-




// signals from the "lpalphax" to "lperror" and vice versa 
wire [0:7] ml,m2,m3,m4,m5,m6,m7,m8,m9; 
wire [0:7] tol,to2,to3,to4,to5,to6,to7; 
// state counters 
reg [2:0] iscounter; //multipliers internal states 
reg [1:0] estate; //Chien Search state counter 
reg [7:0] mcounter; //message bit counter 
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//state after power-up 
//process the first bit 
//process other bits 
//the state for loading 
error polynomial 
assign pload=((cstate==lsigma_state)||(cstate==fstate)) ? 0:fec; 
// error correct the mess_in with output from errornot 
always @ (posedge CK) 
if (rst==l) 
mout <= 0; 
else 
if ((data_en==l) && (mout_dis==0)) 
mout <= fee A mess_in; 
else 
mout <= mout; 
// multiplier internal state machine 
























// message bit counting state machine 
always @ (posedge CK) 
if (rst==l) 
mcounter <= 8'h00; 
else 
if ((iscounter == 3'b000) && (estate != reset_state) 
&& (pload==0)) 
* include "gray_code.v" 
else 
mcounter <= mcounter; 
// Chien Search State Machine 




load <= 0; 
data_en <= 0; 
load_dis <= 0; 
mout_dis <= 0; 






data_en <= 0; 
load_dis <= 0; 
load <= load; 
estate <= estate; 
mout_dis <= 0; 
if (iscounter==3'bl00) 
if (load==0) 
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load <= 0; 







data_en <= 1; 
load <= 0; 
load_dis <= 1; 
mout_dis <= 0; 




data_en <= -fee; 
load_dis <= 1; 
load <= 0; 
estate <= estate; 
mout_dis <= fee; 
if (mcounter==8'h81) 
begin 
load <= -fee; 







data_en <= 0; 
load_dis <= 0; 
load <= 1; 
mout dis <= 0; 
estate <= lsigma_state 
if (iscounter==3'blOO) 
begin 





default: estate <= reset_state; 
endcase 
end 
//instantiating the mutipliers 
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.pload(pload) 
); 
















lpalpha6 ma6 ( 
. sigma_in(epoly[6] ) , 
.product_out(m6) , 





























//instantiating the sum of product device for error correction 






















//The module for summing all product terms together 
//for determining the status of a bit, whether it 
//is received in error or not 
module lp3error 
(ml,m2,m3,m4,m5,m6,m7,m8,m9,corrt,tol, to2, to3, to4, to5,to6, to7) ; 
// I_0 port definitions 
input [0:7] ml,m2,m3,m4,m5,m6,m7,m8,m9; //products from the 
mutipliers 
output corrt; //correction true 
or not 
output [0:7] tol,to2,to3,to4,to5,to6,to7; //outputs for 
polynomial order reduction 
// sign type definitions 
reg [0:7] tol,to2,to3,to4,to5,to6,to7,to8,to9; 
reg [0:7] tsl,ts2,ts3,ts4,ts5,ts6,ts7; 
reg corrt; 
reg [0:7] sb; //contains the sum of all 
terms 
// variable used 
integer sloop; //for iterating 
all the bits 
always @ (ml or m2 or m3 or m4 or m5 or m6 or m7 or m8 or m9 or 
tol or to2 or to3 or to4 or to5 or to6 or to7 or sb or corrt) 
begin 
t s 7 [ 0 ] = m 9 [ 0 ] A m 8 [ 0 ] ; 
t s 6 [ 0 ] = t s 7 [ 0 ] A m 7 [ 0 ] ; 
t s 5 [ 0 ] = t s 6 [ 0 ] " m 6 [ 0 ] ; 
t s 4 [ 0 ] = t s 5 [ 0 ] A m 5 [ 0 ] ; 
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t s 3 [ 0 ] = t s 4 [ 0 ] A m 4 [ 0 ] 
t s 2 [ 0 ] = t s 3 [ 0 ] A m 3 [ 0 ] 
t s l [ 0 ] = t s 2 f 0 ] A m 2 [ 0 ] 
s b [ 0 ] = m l [ 0 ] A ( ~ t s l [ 0 ] ) ; 

































e n dm o chile 
Ipalpha.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alpha 
module Ipalpha (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0) ) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
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else if ((pload==0)&&(load==0)) 
begin 
S [ 5 : 7 ] <= S [ 4 : 6 ] ; 
S [ 4 ] <= S [ 3 ] A S [ 7 ] 
S [ 3 ] <= S [ 2 ] A S [ 7 ] 
S [ 2 ] <= S [ l ] A S [ 7 ] 
S [ l ] <= S [ 0 ] ; 
S [ 0 ] <= S [ 7 ] ; 
e l s e 
end 
S <= S; 
endmodule 
lpalpha2.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA2 
module lpalpha2 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
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// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S [ 7 ] <= S [ 5 ] ; 
S [ 6 ] <= S [ 4 ] ; 
S [ 5 ] <= S [ 3 ] A S [ 7 ] ; 
S [ 4 ] <= S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
S [ 3 ] <= S [ l ] A S [ 6 ] A S [ 7 ] ; 
S [ 2 ] <= S [ 0 ] A S [ 6 ] ; 
S [ 1 ] <= S [ 7 ] ; 
S [ 0 ] <= S [ 6 ] ; 
e n d 
e l s e 
S <= S ; 
e n d m o d u l e 
lpalpha3.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA3 
module lpalpha3 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
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output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S[7] <= S[4]; 
S[6] <= S[3]AS[7]; 
S[5] <= S[2]AS[6]AS[7]; 
S[4] <= S[l]AS[5]AS[6]AS[7] ; 
S[3] <= S[0]AS[5]AS[6]; 
S[2] <= S[5]AS[7]; 
S[l] <= S[6]; 
S[0] <= S[5]; 
end 
else 
S <= S; 
endmodule 
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Ipalpha4.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p (alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA4 
module lpalpha4 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma__in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; ' //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
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begin 
S [ 7 ] 
S [ 6] 
S [ 5 ] 
S [ 4 ] 
S [ 3 ] 
S [ 2 ] 
S [ l ] 









S [ 3 ] A S [ 7 ] ; 
S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
S [ l ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 4 ] A S [ 5 ] A S [ 7 ] ; 
S [ 4 ] A S [ 6 ] ; 
S [ 5 ] ; 
S [ 4 ] ; 
else 
end 
S <= S; 
endmodule 
lpalpha5.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA5 
module lpalpha5 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
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assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S [ 7 ] <= S [ 2 ] A S f 6 ] A S [ 7 ] ; 
S [ 6 ] <= S [ l ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S [ 5 ] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 4 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S [ 3 ] <= S [ 3 ] A S [ 4 ] A S [ 6 ] A S [ 7 ] ; 
S [ 2 ] <= S [ 3 ] A S [ 5 ] A S [ 7 ] ; 
S [ l ] <= S [ 4 ] ; 
S [ 0 ] <= S [ 3 ] A S [ 7 ] ; 
e n d 
e l s e 
S <= S; 
e n d m o d u l e 
lpalphaft.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alphaA6 
module lpalpha6 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
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output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load, elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S [ 7 ] <= S [ l ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S [ 6 ] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 5 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S [ 4 ] <= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
S [ 3 ] <= S [ 2 ] A S [ 3 ] A S [ 5 ] A S [ 6 ] ; 
S [ 2 ] <= S [ 2 ] A S [ 4 ] A S [ 6 ] A S [ 7 ] ; 
S [ l ] <= S [ 3 ] A S [ 7 ] ; 
S [ 0 ] <= S [ 2 ] A S [ 6 ] A S [ 7 ] ; 
e n d 
e l s e 
S <= S; 
e n d m o d u l e 
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Ipalpha7.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alpha A7 
module lpalpha7 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 

















<= S[l]AS[5]AS[6]AS[7] ; 
end 
else 
S <= S; 
endmodule 
lpalpha8.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alpha A8 
module lpalpha8 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
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assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S [ 7 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
S [ 6 ] <= S [ 2 ] A S [ 3 ] A S [ 4 ] ; 
S [ 5 ] <= S [ l ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
S [ 4 ] <= S [ 0 ] A S [ 1 ] A S [ 2 ] A S [ 6 ] ; 
S [ 3 ] <= S [ 0 ] A S [ 1 ] A S [ 3 ] A S [ 4 ] ; 
S [ 2 ] <= S [ 0 ] A S [ 2 ] A S [ 4 ] A S [ 5 ] A S [ 7 ] ; 
S [ l ] <= S [ l ] A S [ 5 ] A S [ 6 ] A S [ 7 ] ; 
S [ 0 ] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
e n d 
e l s e 
S <= S; 
e n d m o d u l e 
lpalpha9.v: 
//regular bit-serial Finite Field multiplier 
//for use in BCH decoder in the Chien Search stage 
//for GF(2A8), p(alpha)=1 + XA2 + XA3 + XA4 + XA8 =0 
//this mutiplier mutiplies an 8-bit number "sigma" by alpha A9 
module lpalpha9 (sigma_in, product_out, load, elk, pdata, pload); 
// I_0 port definitions 
input sigma_in; //bit-serial input for the sigma 
input load; //load enable signal for sigma 
input elk; //input clock signal 
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output [0:7] product_out; //8-bit parallel product 
output 
input [0:7] pdata; //8-bit parallel data input 
input pload; //parallel data load signal 
// signal type definitions 
wire sigma,load,elk; 
wire [0:7] product_out; 
wire [0:7] pdata; 
wire pload; 
reg [0:7] S; 
// connecting the product register to output 
assign product_out=S; 
// main process of mutiplication 
always @ (posedge elk) 
if (load==l)//&&(pload==0)) 
begin 
S <= (S»l) ; 
S[0] <= sigma_in; 
end 
else if ((pload==l)&&(load==0)) 
S <= pdata; 
else if ((pload==0)&&(load==0)) 
begin 
S [ 7 ] <= S [ 2 ] A S [ 3 ] A S [4] ; 
S [ 6 ] <= S [ l ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
S [ 5 ] <= S [ 0 ] A S [ 1 ] A S [ 2 ] A S [ 6 ] ; 
S [ 4 ] <= S [ 0 ] A S [ 1 ] A S [ 5 ] ; 
S [ 3 ] <= S [ 0 ] A S [ 2 ] A S [ 3 ] A S [ 7 ] ; 
S [ 2 ] <= S [ l ] A S [ 3 ] A S [ 4 ] A S [ 6 ] A S [ 7 ] ; 
S [ l ] <= S [ 0 ] A S [ 4 ] A S [ 5 ] A S [ 6 ] ; 
S [ 0 ] <= S [ 3 ] A S [ 4 ] A S [ 5 ] ; 
e n d 
e l s e 
S <= S; 
e n d m o d u l e 
Ip3test.v 
//Testbench for the regular Chien Search Engine 
'timescale Ins/lOps 
module lp3test; 
// Test signals definitions 
reg rst; //system reset signal 
reg sysclk; //system clock signal 
reg [3:0] errnum; //register containing the number of 
error bits per block 
reg [0:7] sigmal,sigma2; //registers for the error 
polynomial 
reg [0:7] sigma3,sigma4; 
reg [0:7] sigma5,sigma6; 
reg [0:7] sigma7,sigma8; 
reg [0:7] sigma9; 
wire load; //data enable for the sigma terms 
wire m2c; //streaming data to the Chien Search 
wire c2t; //corrected data stream from the Chien 
Search 
wire data_en; //data enable for the streaming data 
input 
wire [1:9] epoly; 
// Source Registers 
reg [0:186] orig_mess; //holding the error-free original data 
reg [0:254] source_mess; //holding the data to the Chien 
Search 
reg [0:254] corrat_mess; //holding the error corrected 
message from Chien Search 
// Other Registers used by the tester only 
reg [0:254] temp_source; //buffers for transient data to the 
Chien Search 
reg [0:186] temp_orig; //and to the tester 
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reg [0:7] tempi,temp2; //temp buffers used during test 
array data transfer 
// Source Test Vector array specific variables 
integer index; //index to the current block 
of test vectors 
integer dloop; //data fetch loop variables 
integer be; 
integer simdone; //indicate the completion of a 
simulation 
integer lastbit; //indicate readiness of a new block 
integer afreset; //is this right after reset? 
parameter slist=65*50; //length of the test vectors 
reg [0:7] sim_data [0:slist-l]; //test vector array 





//Initializing the Testbench 
//by filling the test vector array first 
//and generate a reset pulse in the meantime for initializing the 




















#10 sysclk -sysclk; 
end 
//Define the running tasks 
//load the next test vector 





//fetch the next original message for 
verification 





temp_orig[184:186] = tempi[0:2]; 
//fetch the number of errors for the next block 
errnum <= tempi[4:7]; 











//fetch the next corrupted message block 
for (dloop=0; dloop<31; dloop=dloop+l) 






//go to the next block 
index <= index+1; 
$display("fetch test vector %d",index); 
end 
//storing output from the Chien Search Engine 
always @ (posedge sysclk) 
if (data_en==l) 
begin 
be <= bc+1; 







corrat_mess <= corrat_mess; 
if (lastbit==2) 
begin 











be <= 0; 



























//load the error polynomial at the beginning of every message bit 




sigmal <= (sigmal>>l) 
sigma2 <= (sigma2>>l) 
sigma3 <= (sigma3>>l) 
sigma4 <= (sigma4>>!) 
sigma5 <= (sigma5>>l) 
sigma6 <= (sigma6>>l) 
sigma7 <= (sigma7>>l) 
sigma8 <= (sigma8>>l) 




sigmal <= sigmal; 
sigma2 <= sigma2; 
sigma3 <= sigma3; 
sigma4 <= sigma4; 
sigma5 <= sigma5; 
sigma6 <= sigma6; 
sigma7 <= sigma7; 
sigma8 <= sigma8; 
sigma9 <= sigma9; 
end 
//streaming data to the Chien Search Engine 
always @ (posedge sysclk) 
if (data_en==l) 
source_mess <= (source_mess>>l); 
//instantiating the Chien Search Engine 
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A.3 MATLAB Source Codes 
retestvec.m: 
%generate test vectors for testing the hardware Chien Search 
%for 88-541 Low Power CMOS Design 
%we will first generate a (255,187) random code messages 
%corrupt the message with 9 uniformly distributed random error bits 
%then decode the message upto the generation of error polynomial 
%define the blocks of test vectors 
%each block is 65 bytes 
block=200; 
%create the test vector file 
fid=fopen('simdata.dat','w'); 
%iterating the test vectors 
for loop=l:1:block 






















































(epos4==epos7) | | 




%generate the error polynomial 
S=syndrome(m); 
perror=berlekamp(S); 




fprintf(fid,'%d%d%d%d%d%d%d%d\n',[u(23*8+1:23*8+3), [0 1 0 0 1]]); 













%syndrome calculation for GF(2~8) (255,187) BCH code 
function S=syndrome(m) 




%read the parity matrix 
H=read_h() ; 





%Berlekamp's Algorithm for finding the error polynomial 
function perror=berlekamp(S) 




%define variables used by the algorithm 
perror=zeros(t,m); %keeping the final value of the polynomial 
sigma=zeros(t,m,t); %intermidiate steps for the polynomial 
mu=0; %iteration counter 
pmu=0; %"going back" counter 
d=zeros(t,m); %mu discrepency 
l=zeros(t,1); %polynomial order 
pd=zeros(t,1); %for order determination 
gtemp=zeros(1,8); 
ptemp=zeros(t,m); 


















%what if d(0)==0, then go back further to pmu=-0.5 
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1(mu+1)=2; 
end 
ptemp(l(mu+1),:)=[1 0 0 0 0 0 0 0]; 
%find dmu*(1/dp) 
if pmu==-0.5 









%update "2mu-lmu" entry 
pd(mu+l)=2* (mu+1)-1(mu+1); 

























%calculate lmu , XA2(mu-pmu)=ptemp and "dmu*(1/dp)" 
if pmu==0 
1(mu+1)=2*(mu-pmu); 
ptemp(1(mu+1),:)=[1 0 0 0 0 0 0 0]; 
gtemp=gf_multiply(d(mu,:),gf_invert(S (1, : ) )); 
elseif pmu==-0.5 
1(mu+1)=2*(mu-pmu); 












disp(['l(mu+l)=' num2str(l(mu+l)) ] ) ; 
disp(['1(pmu)=' num2str(1(pmu))]); 
for jloop=l:1:(mu+1) 
disp(['l(' num2str(jloop) ')=' num2str(1(jloop))]); 
end 
for jloop=l:1:(mu+1) 








gf_multiply(gtemp,ptemp(si,: ) ) ) ; 
end 
pd(mu+l)=2*(mu+1)-1(mu+1); 









1 (mu+l)=l (mu) ; 
pd(mu+l)=2*(mu+1)-1(mu+1); 











%read the parity matrix 
function H=read_h() 
%define the parity matrix 
H=zeros(255,8,18); 
%form parity matrix from h*.txt files 
for ssloop=l:1:18 
eval(['fid=fopen(' 'h' int2str (ssloop) '.txt'',''r'');']); 








APPENDIX B: MATLAB CODES FOR DDCHB 
This appendix contains MATLAB source codes for both the SPICE parameters 
extraction of the transistors and the generation of 3-D contours for the determination of 
the point of maximum power conversion efficiency. Following are the list of files and 








— extract normal region parameters for the ST 90nm transistors 
np90_*.mat where * represents source-to-bulk bias 
t90p.mat 
~ extract subthreshold parameters for the ST 90nm transistors 
t90p.mat, np90_*.mat, leak90_*.mat (leakage data from Cadence) 
t90sp.mat 


















— plot the 3-D contour for one 5 value at a time 
ffa.m, fra.m 
— find average current and power when Vi„>Vout 
pfrwdl.m 
— find average current and power when Vi»<V0Ut 
prevrsl.m 
— find instantaneous Vdsp and/0 when Vin>V0ut 
t90p.mat 
ftriode.m, fpsubnt.m, fnpsub.m 
— prepare data for calling subcatl.m 
t90p.mat 
subcatl.m 
— find V/I in the triode region 
— find V/I when the P-type transistor enters subthreshold region 
— find V/I when both transistors enter subthreshold region 
— find instantaneous Vdsp and/0 when Vin<Vout 
t90p.mat, t90sp.mat 
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B.l Transistor Parameters Extraction 
ncaltrans.m: 
%estimate beta values for 90nm transistors 




%NFET: W=31.825um, L=0.lum, fingers=95 (0.333um per finger) 
%PFET: W=31.825um, L=0.lum, fingers=95 (0.333um per finger) 
o 
o 





















%load data for transistors 
%load 'np90_0.mat' %for 90nm transistor Vsb=0mv 
%load 'np90_2.mat' %for 90nm transistor Vsb=200mV 
%load 'np90_3.mat' %for 90nm transistor Vsb=300mV 
load 'np90 3 3.mat' %for 90nm transistor Vsb=330mV 
'%load 'np90_3_6.mat' %for 90nm transistor Vsb=360mV 
%load 'np90_6.mat' %for 90nm transistor Vsb=600mV 
%load 'np90_6_6.mat' %for 90nm transistor Vsb=660mV 
%load 'np90_7_2.mat' %for 90nm transistor Vsb=720mV 
%initialized threshold voltages 
%vth_n=0.2237; %forVsb=0mV 
%vth_p=0.2785; 
%vth_n=0.2434; %for Vsb=200mV 
%vth_p=0.2 9 91; 
%vth_n=0.2 52 3; %for Vsb=300mV 
%vth_p=0.3088; 
vth_n=0.254 9; %for Vsb=330mV 
vth_p=0.3117; 
%vth_n=0.257 4; %for Vsb=360mV 
%vth_p=0.314 5; 
%vth_n=0.2 7 63; %for Vsb=600mV 
%vth_p=0.3364; 
%vth_n=0.280 6; %for Vsb=660mV 
%vth_p=0.3417; 
%vth_n=0.284 9; %for Vsb=72 0mV 
%vth_p=0.34 69; 
%initialize current when Vgs=Vth 
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%extrapolate all data points based on each pair of beta & vth value 
%then compare with the real curve and calculate the SSD 
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save 't90p.mat' uncox Isthn vth_n upcox Isthp vth_p 
%calculate the estimated Id based on the beta and vth pair 







%plot the result 
p l o t ( v g s , n i d , ' - + k ' , v g s , I d _ n , ' : o r ' , v g s , p i d , ' - + b ' , v g s , I d _ p , ' - . o g ' ) ; 
calleaks.m: 
%estimate parameters for transistors 
%load 'leak.mat' %90nm W=0.12 L=0.1 
%load 'leak90_0.mat' %90nm W=31.825 L=0.1 Vsb=0V 
%load 'leak90_2.mat' %90nm W=31.825 L=0.1 Vsb=200mV 
%load 'leak90_3.mat' %90nm W=31.825 L=0.1 Vsb=300mV 
load 'leak90_3_3.mat' %90nm W=31.825 L=0.1 Vsb=330mV 
%load 'leak90_3_6.mat' %90nm W=31.825 L=0.1 Vsb=360mV 
%load 'leak90_6.mat' %90nm W=31.825 L=0.1 Vsb=600mV 
%load 'leak90 6 6.mat' %90nm W=31.825 L=0.1 Vsb=660mV 
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%load 'leak90__7_2.mat' %90nm W=31.825 L=0.1 Vsb=720mV 
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%extrapolate all data points based on each pair of k & gamma value 
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save 't90sp.mat' ison lamdn zeta_n eta_n n_nt isop lamdp zeta_p eta_p 
n_pt 





B.2 3-D Contour Analysis 
reccon.m: 
%find the rectifier contour for 90nm CMOS 
%for gA2=0.4 to g"2 = 8 
%define contour variables 
voir=0.82; %output to input voltage ratio 
glist=0 .1:0.1:5; %g2 ratio 
vlist=0.15:0.01:0.5; %output voltage array 





















disp (['process ' int2str(count) ' of ' int2str(tcount) ... 
' datapoints']) ; 
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if ( (floor(count/10)*10)-count)~=0 
clc; 
disp(['process ' int2str(count) ' of ' int2str(tcount)... 
' datapoints ' ]) ; 
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vin=vmax.*sin(thetai:(thetaf-thetai)/step:thetaf); 
%determine the P-transistor forward current and Vds 
[vdsp,ip]=pfrwdl(vin,vout,g2); 
%find average current 
avc=sum((ip(1:step)+ip(2:step+1))./2)/step*ar; 













%determine the P-transistor forward current and Vds 
[vdsp,ip]=prevrsl(vin,vout,g2); 
%find average current 
avc=sum((ip(1:step)tip(2:step+1))./2)/step*ar; 





%solve the quadratic forward current equation for 90nm CMOS 
%g2=beta_n/beta_p, 90nmfor=current per [upCoxWp/Lp(l+g2)] 
function [vdsp,ip]=pfrwdl(vin,vout,g2) 
%load 90nm transistor parameters 
load 't90p.mat' 
tmp=27; 




%define forward conduction regions 
%triode region: vin >= vout && vin >= vthp 
ml=((vin>=vout)&(vin>=vth_p)); 
%region 2: P-FET enters subthreshold region with N-FET still in triode 
%vin >= vout && vthp > vin >= vthn 
m2=((vin<vth_p)&(vin>=vth_n)&(vin<vth_p)); 
%region 3: both FETs enters subthreshold region 
%vthn > vin >= vout 
m3 =((vin>=vout)&(vin<vth_n)); 












%solve the reverse current equation for 90nm CMOS 
%g2=beta_n/beta_p, 90nmfor=current per [upCoxWp/Lp(l+g2)] 
function [vdsp,ip]=prevrsl(vin,vout,g2) 
%define 90nm transistor parameters 
load 't90p.mat' 
tmp=27; 




%define reverse conduction regions 
%combine all regions except for vin=vout (process by the forward eq.) 
mask=(vin<vout); 






v d s p = - l . * v d s p ; 
i p = - l . * i p ; 
ftriode.m: 
%The function that calculates the forward triode region current 
%of the P-FET in 90nm 
%for individual input voltage 
function [vds,Id]=ftriode(vin,vout, g2, temp) 
%thermal temperature 
= 152 = 

















































%The function that calculates the forward triode region current 
%of the P-FET in 90nm 
%for individual input voltage 
function [vds,Id]=fpsub_nt(vin,vout, g2, temp) 
%thermal temperature 





































%The function that calculates the forward triode region current 
%of the P-FET in 90nm 
%for individual input voltage 
function [vds,Id]=fnpsub(vin,vout,g2,temp) 
%thermal temperature 
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%The function that calculates the reverse conduction region current 
%of the P-FET in 90nm 
%for individual input voltage 
function [vds,Id]=subcatl(vin,vout,g2,temp) 
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